debian/0000775000000000000000000000000012322427460007172 5ustar debian/nvvp0000775000000000000000000000007211721044277010113 0ustar #!/bin/sh exec /usr/lib/nvidia-visual-profiler/nvvp "$@" debian/nvidia-cuda-gdb.install0000664000000000000000000000005012236576240013500 0ustar usr/bin/cuda-gdb usr/bin/cuda-gdbserver debian/libcusparseSOVER.lintian-overrides0000664000000000000000000000033612236576240015714 0ustar no-upstream-changelog # The NVIDIA license does not allow any form of modification. hardening-no-fortify-functions hardening-no-relro [i386]: binary-file-built-without-LFS-support shlib-calls-exit spelling-error-in-binary debian/libnvvm2.lintian-overrides0000664000000000000000000000044512236576240014321 0ustar no-upstream-changelog # The NVIDIA license does not allow any form of modification. hardening-no-fortify-functions hardening-no-relro [i386]: binary-file-built-without-LFS-support binary-has-unneeded-section shlib-with-executable-stack [i386]: shlib-with-non-pic-code spelling-error-in-binary debian/source/0000775000000000000000000000000012236576275010507 5ustar debian/source/format0000664000000000000000000000001411471355211011676 0ustar 3.0 (quilt) debian/nvidia-cuda-dev.links0000664000000000000000000000076211644625024013203 0ustar # for some weird reason nvcc produces errors if these headers are found in /usr/include only usr/include/cuda_runtime.h usr/lib/nvidia-cuda-toolkit/include/cuda_runtime.h usr/include/device_functions.h usr/lib/nvidia-cuda-toolkit/include/device_functions.h usr/include/surface_functions.h usr/lib/nvidia-cuda-toolkit/include/surface_functions.h # work around nvcc error: kernel launches from templates are not allowed in system files usr/include/thrust usr/lib/nvidia-cuda-toolkit/include/thrust debian/nvidia-visual-profiler.install0000664000000000000000000000134412023760103015147 0ustar debian/nvvp usr/bin/ usr/libnvvp/.eclipseproduct usr/lib/nvidia-visual-profiler/ usr/libnvvp/*.html usr/share/nvidia-visual-profiler/ usr/libnvvp/*.xml usr/share/nvidia-visual-profiler/ usr/libnvvp/configuration usr/share/nvidia-visual-profiler/ usr/libnvvp/features usr/share/nvidia-visual-profiler/ usr/libnvvp/icon.xpm usr/share/nvidia-visual-profiler/ usr/libnvvp/nvvp usr/lib/nvidia-visual-profiler/ usr/libnvvp/nvvp.ini usr/lib/nvidia-visual-profiler/ usr/libnvvp/p2 usr/share/nvidia-visual-profiler/ usr/libnvvp/plugins usr/share/nvidia-visual-profiler/ usr/libnvvp/plugins/org.eclipse.equinox.launcher.gtk.linux.* usr/lib/nvidia-visual-profiler/plugins/ usr/libnvvp/readme usr/share/nvidia-visual-profiler/ debian/libnppcSOVER.lintian-overrides0000664000000000000000000000030512236576240015023 0ustar no-upstream-changelog # The NVIDIA license does not allow any form of modification. hardening-no-fortify-functions hardening-no-relro [i386]: binary-file-built-without-LFS-support shlib-calls-exit debian/nvidia-cuda-doc.docs0000664000000000000000000000015511721044277012777 0ustar debian/tmp/usr/doc/* debian/tmp/usr/extras/Debugger/doc/* debian/tmp/usr/tools/CUDA_Occupancy_Calculator.xls debian/libcublasSOVER.install.in0000664000000000000000000000004112230555533013742 0ustar usr/lib/libcublas.so.* #LIBDIR#/ debian/libcuinj64-SOVER.lintian-overrides0000664000000000000000000000045412236576240015427 0ustar no-upstream-changelog # The NVIDIA license does not allow any form of modification. hardening-no-fortify-functions hardening-no-relro [i386]: binary-file-built-without-LFS-support shlib-calls-exit [amd64]: spelling-error-in-binary # nvvp does dlopen("libcuinj64.so"). non-dev-pkg-with-shlib-symlink debian/nvidia-cuda-toolkit.links0000664000000000000000000000007611721044277014111 0ustar etc/nvcc.profile usr/lib/nvidia-cuda-toolkit/bin/nvcc.profile debian/nvidia-cuda-dev.install.in0000664000000000000000000000054612236576240014141 0ustar usr/include/*.h usr/include/crt/*.h usr/lib/libcublas_device.a #LIBDIR#/ usr/lib/libcudadevrt.a #LIBDIR#/ usr/lib/libcudart_static.a #LIBDIR#/ # libcuinj.so gets dlopen()ed and is shipped together with the library usr/lib/lib{cudart,cu{blas,fft{,w},rand,sparse},npp{c,i,s}}.so #LIBDIR#/ usr/lib/libnvToolsExt.so #LIBDIR#/ usr/nvvm/lib/libnvvm.so #LIBDIR#/ debian/libcuinj64-SOVER.symbols.in0000664000000000000000000000015512230555533014060 0ustar libcuinj64.so.#SOVERSION# #PACKAGE# #MINVER# InitializeInjection@Base 4.1 InitializeInjectionNvtx@Base 5.0 debian/libcupti-dev.lintian-overrides0000664000000000000000000000002612230555533015140 0ustar no-upstream-changelog debian/nvidia-profiler.lintian-overrides0000664000000000000000000000026412236576240015653 0ustar no-upstream-changelog # The NVIDIA license does not allow any form of modification. hardening-no-fortify-functions hardening-no-relro [i386]: binary-file-built-without-LFS-support debian/watch.in0000664000000000000000000000031212236576240010631 0ustar version=3 #CUDA_DOWNLOAD_URL# .*/cuda_(.*)_linux_32.run #CUDA_DOWNLOAD_URL# .*/cuda_(.*)_linux_64.run # source code for nvopencc and cuda-gdb is available here: # ftp://download.nvidia.com/CUDAOpen64/ debian/nvidia-opencl-dev.lintian-overrides0000664000000000000000000000021212230555533016052 0ustar no-upstream-changelog # The library is shipped in nvidia-libopencl1. package-contains-broken-symlink usr/lib*/libOpenCL.so libOpenCL.so.1 debian/nvidia-nsight.lintian-overrides0000664000000000000000000000035412230555533015321 0ustar no-upstream-changelog # The NVIDIA license does not allow any form of modification. hardening-no-fortify-functions hardening-no-relro [i386]: binary-file-built-without-LFS-support binary-has-unneeded-section unstripped-binary-or-object debian/libcuinj64-SOVER.install.in0000664000000000000000000000010212230555533014026 0ustar usr/lib/libcuinj64.so.* #LIBDIR#/ usr/lib/libcuinj64.so #LIBDIR#/ debian/libnppsSOVER.symbols.in0000664000000000000000000005525212236576240013515 0ustar libnpps.so.#SOVERSION# #PACKAGE# #MINVER# npps10Log10_32s_ISfs@Base 4.0 npps10Log10_32s_Sfs@Base 4.0 nppsAbs_16s@Base 4.0 nppsAbs_16s_I@Base 4.0 nppsAbs_32f@Base 4.0 nppsAbs_32f_I@Base 4.0 nppsAbs_32s@Base 4.0 nppsAbs_32s_I@Base 4.0 nppsAbs_64f@Base 4.0 nppsAbs_64f_I@Base 4.0 nppsAddC_16s_ISfs@Base 4.0 nppsAddC_16s_Sfs@Base 4.0 nppsAddC_16sc_ISfs@Base 4.0 nppsAddC_16sc_Sfs@Base 4.0 nppsAddC_16u_ISfs@Base 4.0 nppsAddC_16u_Sfs@Base 4.0 nppsAddC_32f@Base 4.0 nppsAddC_32f_I@Base 4.0 nppsAddC_32fc@Base 4.0 nppsAddC_32fc_I@Base 4.0 nppsAddC_32s_ISfs@Base 4.0 nppsAddC_32s_Sfs@Base 4.0 nppsAddC_32sc_ISfs@Base 4.0 nppsAddC_32sc_Sfs@Base 4.0 nppsAddC_64f@Base 4.0 nppsAddC_64f_I@Base 4.0 nppsAddC_64fc@Base 4.0 nppsAddC_64fc_I@Base 4.0 nppsAddC_8u_ISfs@Base 4.0 nppsAddC_8u_Sfs@Base 4.0 nppsAddProductC_32f@Base 4.0 nppsAddProduct_16s32s_Sfs@Base 4.0 nppsAddProduct_16s_Sfs@Base 4.0 nppsAddProduct_32f@Base 4.0 nppsAddProduct_32fc@Base 4.0 nppsAddProduct_32s_Sfs@Base 4.0 nppsAddProduct_64f@Base 4.0 nppsAddProduct_64fc@Base 4.0 nppsAdd_16s32f@Base 4.0 nppsAdd_16s32s_I@Base 4.0 nppsAdd_16s@Base 4.0 nppsAdd_16s_I@Base 4.0 nppsAdd_16s_ISfs@Base 4.0 nppsAdd_16s_Sfs@Base 4.0 nppsAdd_16sc_ISfs@Base 4.0 nppsAdd_16sc_Sfs@Base 4.0 nppsAdd_16u@Base 4.0 nppsAdd_16u_ISfs@Base 4.0 nppsAdd_16u_Sfs@Base 4.0 nppsAdd_32f@Base 4.0 nppsAdd_32f_I@Base 4.0 nppsAdd_32fc@Base 4.0 nppsAdd_32fc_I@Base 4.0 nppsAdd_32s_ISfs@Base 4.0 nppsAdd_32s_Sfs@Base 4.0 nppsAdd_32sc_ISfs@Base 4.0 nppsAdd_32sc_Sfs@Base 4.0 nppsAdd_32u@Base 4.0 nppsAdd_64f@Base 4.0 nppsAdd_64f_I@Base 4.0 nppsAdd_64fc@Base 4.0 nppsAdd_64fc_I@Base 4.0 nppsAdd_64s_Sfs@Base 4.0 nppsAdd_8u16u@Base 4.0 nppsAdd_8u_ISfs@Base 4.0 nppsAdd_8u_Sfs@Base 4.0 nppsAndC_16u@Base 4.0 nppsAndC_16u_I@Base 4.0 nppsAndC_32u@Base 4.0 nppsAndC_32u_I@Base 4.0 nppsAndC_8u@Base 4.0 nppsAndC_8u_I@Base 4.0 nppsAnd_16u@Base 4.0 nppsAnd_16u_I@Base 4.0 nppsAnd_32u@Base 4.0 nppsAnd_32u_I@Base 4.0 nppsAnd_8u@Base 4.0 nppsAnd_8u_I@Base 4.0 nppsArctan_32f@Base 4.0 nppsArctan_32f_I@Base 4.0 nppsArctan_64f@Base 4.0 nppsArctan_64f_I@Base 4.0 nppsCauchyDD2_32f_I@Base 4.0 nppsCauchyD_32f_I@Base 4.0 nppsCauchy_32f_I@Base 4.0 nppsConvert_16s32f@Base 5.0 nppsConvert_16s32f_Sfs@Base 5.0 nppsConvert_16s32s@Base 5.0 nppsConvert_16s64f_Sfs@Base 5.0 nppsConvert_16s8s_Sfs@Base 5.0 nppsConvert_16u32f@Base 5.0 nppsConvert_32f16s_Sfs@Base 5.0 nppsConvert_32f16u_Sfs@Base 5.0 nppsConvert_32f32s_Sfs@Base 5.0 nppsConvert_32f64f@Base 5.0 nppsConvert_32f8s_Sfs@Base 5.0 nppsConvert_32f8u_Sfs@Base 5.0 nppsConvert_32s16s@Base 5.0 nppsConvert_32s16s_Sfs@Base 5.0 nppsConvert_32s32f@Base 5.0 nppsConvert_32s32f_Sfs@Base 5.0 nppsConvert_32s64f@Base 5.0 nppsConvert_32s64f_Sfs@Base 5.0 nppsConvert_64f16s_Sfs@Base 5.0 nppsConvert_64f32f@Base 5.0 nppsConvert_64f32s_Sfs@Base 5.0 nppsConvert_64f64s_Sfs@Base 5.0 nppsConvert_64s32s_Sfs@Base 5.0 nppsConvert_64s64f@Base 5.0 nppsConvert_8s16s@Base 5.0 nppsConvert_8s32f@Base 5.0 nppsConvert_8u32f@Base 5.0 nppsCopy_16s@Base 4.0 nppsCopy_16sc@Base 4.0 nppsCopy_32f@Base 4.0 nppsCopy_32fc@Base 4.0 nppsCopy_32s@Base 4.0 nppsCopy_32sc@Base 4.0 nppsCopy_64fc@Base 4.0 nppsCopy_64s@Base 4.0 nppsCopy_64sc@Base 4.0 nppsCopy_8u@Base 4.0 nppsCountInRangeGetBufferSize_32s@Base 5.0 nppsCountInRange_32s@Base 5.0 nppsCubrt_32f@Base 4.0 nppsCubrt_32s16s_Sfs@Base 4.0 nppsDivCRev_16u@Base 4.0 nppsDivCRev_16u_I@Base 4.0 nppsDivCRev_32f@Base 4.0 nppsDivCRev_32f_I@Base 4.0 nppsDivC_16s_ISfs@Base 4.0 nppsDivC_16s_Sfs@Base 4.0 nppsDivC_16sc_ISfs@Base 4.0 nppsDivC_16sc_Sfs@Base 4.0 nppsDivC_16u_ISfs@Base 4.0 nppsDivC_16u_Sfs@Base 4.0 nppsDivC_32f@Base 4.0 nppsDivC_32f_I@Base 4.0 nppsDivC_32fc@Base 4.0 nppsDivC_32fc_I@Base 4.0 nppsDivC_64f@Base 4.0 nppsDivC_64f_I@Base 4.0 nppsDivC_64fc@Base 4.0 nppsDivC_64fc_I@Base 4.0 nppsDivC_8u_ISfs@Base 4.0 nppsDivC_8u_Sfs@Base 4.0 nppsDiv_16s_ISfs@Base 4.0 nppsDiv_16s_Sfs@Base 4.0 nppsDiv_16sc_ISfs@Base 4.0 nppsDiv_16sc_Sfs@Base 4.0 nppsDiv_16u_ISfs@Base 4.0 nppsDiv_16u_Sfs@Base 4.0 nppsDiv_32f@Base 4.0 nppsDiv_32f_I@Base 4.0 nppsDiv_32fc@Base 4.0 nppsDiv_32fc_I@Base 4.0 nppsDiv_32s16s_Sfs@Base 4.0 nppsDiv_32s_ISfs@Base 4.0 nppsDiv_32s_Sfs@Base 4.0 nppsDiv_64f@Base 4.0 nppsDiv_64f_I@Base 4.0 nppsDiv_64fc@Base 4.0 nppsDiv_64fc_I@Base 4.0 nppsDiv_8u_ISfs@Base 4.0 nppsDiv_8u_Sfs@Base 4.0 nppsDiv_Round_16s_ISfs@Base 4.0 nppsDiv_Round_16s_Sfs@Base 4.0 nppsDiv_Round_16u_ISfs@Base 4.0 nppsDiv_Round_16u_Sfs@Base 4.0 nppsDiv_Round_8u_ISfs@Base 4.0 nppsDiv_Round_8u_Sfs@Base 4.0 nppsDotProdGetBufferSize_16s16sc32fc@Base 5.0 nppsDotProdGetBufferSize_16s16sc32sc_Sfs@Base 5.0 nppsDotProdGetBufferSize_16s16sc64sc@Base 5.0 nppsDotProdGetBufferSize_16s16sc_Sfs@Base 5.0 nppsDotProdGetBufferSize_16s32f@Base 5.0 nppsDotProdGetBufferSize_16s32s32s_Sfs@Base 5.0 nppsDotProdGetBufferSize_16s32s_Sfs@Base 5.0 nppsDotProdGetBufferSize_16s64s@Base 5.0 nppsDotProdGetBufferSize_16s_Sfs@Base 5.0 nppsDotProdGetBufferSize_16sc32fc@Base 5.0 nppsDotProdGetBufferSize_16sc32sc_Sfs@Base 5.0 nppsDotProdGetBufferSize_16sc64sc@Base 5.0 nppsDotProdGetBufferSize_16sc_Sfs@Base 5.0 nppsDotProdGetBufferSize_32f32fc64fc@Base 5.0 nppsDotProdGetBufferSize_32f32fc@Base 5.0 nppsDotProdGetBufferSize_32f64f@Base 5.0 nppsDotProdGetBufferSize_32f@Base 5.0 nppsDotProdGetBufferSize_32fc64fc@Base 5.0 nppsDotProdGetBufferSize_32fc@Base 5.0 nppsDotProdGetBufferSize_32s32sc_Sfs@Base 5.0 nppsDotProdGetBufferSize_32s_Sfs@Base 5.0 nppsDotProdGetBufferSize_32sc_Sfs@Base 5.0 nppsDotProdGetBufferSize_64f64fc@Base 5.0 nppsDotProdGetBufferSize_64f@Base 5.0 nppsDotProdGetBufferSize_64fc@Base 5.0 nppsDotProd_16s16sc32fc@Base 5.0 nppsDotProd_16s16sc32sc_Sfs@Base 5.0 nppsDotProd_16s16sc64sc@Base 5.0 nppsDotProd_16s16sc_Sfs@Base 5.0 nppsDotProd_16s32f@Base 5.0 nppsDotProd_16s32s32s_Sfs@Base 5.0 nppsDotProd_16s32s_Sfs@Base 5.0 nppsDotProd_16s64s@Base 5.0 nppsDotProd_16s_Sfs@Base 5.0 nppsDotProd_16sc32fc@Base 5.0 nppsDotProd_16sc32sc_Sfs@Base 5.0 nppsDotProd_16sc64sc@Base 5.0 nppsDotProd_16sc_Sfs@Base 5.0 nppsDotProd_32f32fc64fc@Base 5.0 nppsDotProd_32f32fc@Base 5.0 nppsDotProd_32f64f@Base 5.0 nppsDotProd_32f@Base 5.0 nppsDotProd_32fc64fc@Base 5.0 nppsDotProd_32fc@Base 5.0 nppsDotProd_32s32sc_Sfs@Base 5.0 nppsDotProd_32s_Sfs@Base 5.0 nppsDotProd_32sc_Sfs@Base 5.0 nppsDotProd_64f64fc@Base 5.0 nppsDotProd_64f@Base 5.0 nppsDotProd_64fc@Base 5.0 nppsExp_16s_ISfs@Base 4.0 nppsExp_16s_Sfs@Base 4.0 nppsExp_32f64f@Base 4.0 nppsExp_32f@Base 4.0 nppsExp_32f_I@Base 4.0 nppsExp_32s_ISfs@Base 4.0 nppsExp_32s_Sfs@Base 4.0 nppsExp_64f@Base 4.0 nppsExp_64f_I@Base 4.0 nppsExp_64s_ISfs@Base 4.0 nppsExp_64s_Sfs@Base 4.0 nppsFree@Base 4.0 nppsIntegralGetBufferSize_32s@Base 4.0 nppsIntegral_32s@Base 4.0 nppsLShiftC_16s@Base 4.0 nppsLShiftC_16s_I@Base 4.0 nppsLShiftC_16u@Base 4.0 nppsLShiftC_16u_I@Base 4.0 nppsLShiftC_32s@Base 4.0 nppsLShiftC_32s_I@Base 4.0 nppsLShiftC_32u@Base 4.0 nppsLShiftC_32u_I@Base 4.0 nppsLShiftC_8u@Base 4.0 nppsLShiftC_8u_I@Base 4.0 nppsLn_16s_ISfs@Base 4.0 nppsLn_16s_Sfs@Base 4.0 nppsLn_32f@Base 4.0 nppsLn_32f_I@Base 4.0 nppsLn_32s16s_Sfs@Base 4.0 nppsLn_32s_ISfs@Base 4.0 nppsLn_32s_Sfs@Base 4.0 nppsLn_64f32f@Base 4.0 nppsLn_64f@Base 4.0 nppsLn_64f_I@Base 4.0 nppsMalloc_16s@Base 4.0 nppsMalloc_16sc@Base 4.0 nppsMalloc_16u@Base 4.0 nppsMalloc_32f@Base 4.0 nppsMalloc_32fc@Base 4.0 nppsMalloc_32s@Base 4.0 nppsMalloc_32sc@Base 4.0 nppsMalloc_32u@Base 4.0 nppsMalloc_64f@Base 4.0 nppsMalloc_64fc@Base 4.0 nppsMalloc_64s@Base 4.0 nppsMalloc_64sc@Base 4.0 nppsMalloc_8s@Base 5.0 nppsMalloc_8u@Base 4.0 nppsMaxAbsGetBufferSize_16s@Base 5.0 nppsMaxAbsGetBufferSize_32s@Base 5.0 nppsMaxAbsIndxGetBufferSize_16s@Base 5.0 nppsMaxAbsIndxGetBufferSize_32s@Base 5.0 nppsMaxAbsIndx_16s@Base 5.0 nppsMaxAbsIndx_32s@Base 5.0 nppsMaxAbs_16s@Base 5.0 nppsMaxAbs_32s@Base 5.0 nppsMaxEvery_16s_I@Base 5.0 nppsMaxEvery_16u_I@Base 5.0 nppsMaxEvery_32f_I@Base 5.0 nppsMaxEvery_32s_I@Base 5.0 nppsMaxEvery_8u_I@Base 5.0 nppsMaxGetBufferSize_16s@Base 4.1 nppsMaxGetBufferSize_32f@Base 4.1 nppsMaxGetBufferSize_32s@Base 4.1 nppsMaxGetBufferSize_64f@Base 4.1 nppsMaxIndxGetBufferSize_16s@Base 5.0 nppsMaxIndxGetBufferSize_32f@Base 5.0 nppsMaxIndxGetBufferSize_32s@Base 5.0 nppsMaxIndxGetBufferSize_64f@Base 5.0 nppsMaxIndx_16s@Base 5.0 nppsMaxIndx_32f@Base 5.0 nppsMaxIndx_32s@Base 5.0 nppsMaxIndx_64f@Base 5.0 nppsMax_16s@Base 4.0 nppsMax_32f@Base 4.0 nppsMax_32s@Base 4.0 nppsMax_64f@Base 4.0 nppsMeanGetBufferSize_16s_Sfs@Base 5.0 nppsMeanGetBufferSize_16sc_Sfs@Base 5.0 nppsMeanGetBufferSize_32f@Base 5.0 nppsMeanGetBufferSize_32fc@Base 5.0 nppsMeanGetBufferSize_32s_Sfs@Base 5.0 nppsMeanGetBufferSize_64f@Base 5.0 nppsMeanGetBufferSize_64fc@Base 5.0 nppsMeanStdDevGetBufferSize_16s32s_Sfs@Base 5.0 nppsMeanStdDevGetBufferSize_16s_Sfs@Base 5.0 nppsMeanStdDevGetBufferSize_32f@Base 5.0 nppsMeanStdDevGetBufferSize_64f@Base 5.0 nppsMeanStdDev_16s32s_Sfs@Base 5.0 nppsMeanStdDev_16s_Sfs@Base 5.0 nppsMeanStdDev_32f@Base 5.0 nppsMeanStdDev_64f@Base 5.0 nppsMean_16s_Sfs@Base 5.0 nppsMean_16sc_Sfs@Base 5.0 nppsMean_32f@Base 5.0 nppsMean_32fc@Base 5.0 nppsMean_32s_Sfs@Base 5.0 nppsMean_64f@Base 5.0 nppsMean_64fc@Base 5.0 nppsMinAbsGetBufferSize_16s@Base 5.0 nppsMinAbsGetBufferSize_32s@Base 5.0 nppsMinAbsIndxGetBufferSize_16s@Base 5.0 nppsMinAbsIndxGetBufferSize_32s@Base 5.0 nppsMinAbsIndx_16s@Base 5.0 nppsMinAbsIndx_32s@Base 5.0 nppsMinAbs_16s@Base 5.0 nppsMinAbs_32s@Base 5.0 nppsMinEvery_16s_I@Base 5.0 nppsMinEvery_16u_I@Base 5.0 nppsMinEvery_32f_I@Base 5.0 nppsMinEvery_32s_I@Base 5.0 nppsMinEvery_64f_I@Base 5.0 nppsMinEvery_8u_I@Base 5.0 nppsMinGetBufferSize_16s@Base 4.1 nppsMinGetBufferSize_32f@Base 4.1 nppsMinGetBufferSize_32s@Base 4.1 nppsMinGetBufferSize_64f@Base 4.1 nppsMinIndxGetBufferSize_16s@Base 5.0 nppsMinIndxGetBufferSize_32f@Base 5.0 nppsMinIndxGetBufferSize_32s@Base 5.0 nppsMinIndxGetBufferSize_64f@Base 5.0 nppsMinIndx_16s@Base 5.0 nppsMinIndx_32f@Base 5.0 nppsMinIndx_32s@Base 5.0 nppsMinIndx_64f@Base 5.0 nppsMinMaxGetBufferSize_16s@Base 4.0 nppsMinMaxGetBufferSize_16u@Base 4.0 nppsMinMaxGetBufferSize_32f@Base 4.0 nppsMinMaxGetBufferSize_32s@Base 4.0 nppsMinMaxGetBufferSize_32u@Base 4.0 nppsMinMaxGetBufferSize_64f@Base 4.0 nppsMinMaxGetBufferSize_8u@Base 4.0 nppsMinMaxIndxGetBufferSize_16s@Base 5.0 nppsMinMaxIndxGetBufferSize_16u@Base 5.0 nppsMinMaxIndxGetBufferSize_32f@Base 5.0 nppsMinMaxIndxGetBufferSize_32s@Base 5.0 nppsMinMaxIndxGetBufferSize_32u@Base 5.0 nppsMinMaxIndxGetBufferSize_64f@Base 5.0 nppsMinMaxIndxGetBufferSize_8u@Base 5.0 nppsMinMaxIndx_16s@Base 5.0 nppsMinMaxIndx_16u@Base 5.0 nppsMinMaxIndx_32f@Base 5.0 nppsMinMaxIndx_32s@Base 5.0 nppsMinMaxIndx_32u@Base 5.0 nppsMinMaxIndx_64f@Base 5.0 nppsMinMaxIndx_8u@Base 5.0 nppsMinMax_16s@Base 4.0 nppsMinMax_16u@Base 4.0 nppsMinMax_32f@Base 4.0 nppsMinMax_32s@Base 4.0 nppsMinMax_32u@Base 4.0 nppsMinMax_64f@Base 4.0 nppsMinMax_8u@Base 4.0 nppsMin_16s@Base 4.0 nppsMin_32f@Base 4.0 nppsMin_32s@Base 4.0 nppsMin_64f@Base 4.0 nppsMulC_16s_ISfs@Base 4.0 nppsMulC_16s_Sfs@Base 4.0 nppsMulC_16sc_ISfs@Base 4.0 nppsMulC_16sc_Sfs@Base 4.0 nppsMulC_16u_ISfs@Base 4.0 nppsMulC_16u_Sfs@Base 4.0 nppsMulC_32f16s_Sfs@Base 4.0 nppsMulC_32f@Base 4.0 nppsMulC_32f_I@Base 4.0 nppsMulC_32fc@Base 4.0 nppsMulC_32fc_I@Base 4.0 nppsMulC_32s_ISfs@Base 4.0 nppsMulC_32s_Sfs@Base 4.0 nppsMulC_32sc_ISfs@Base 4.0 nppsMulC_32sc_Sfs@Base 4.0 nppsMulC_64f64s_ISfs@Base 4.0 nppsMulC_64f@Base 4.0 nppsMulC_64f_I@Base 4.0 nppsMulC_64fc@Base 4.0 nppsMulC_64fc_I@Base 4.0 nppsMulC_8u_ISfs@Base 4.0 nppsMulC_8u_Sfs@Base 4.0 nppsMulC_Low_32f16s@Base 4.0 nppsMul_16s32f@Base 4.0 nppsMul_16s32s_Sfs@Base 4.0 nppsMul_16s@Base 4.0 nppsMul_16s_I@Base 4.0 nppsMul_16s_ISfs@Base 4.0 nppsMul_16s_Sfs@Base 4.0 nppsMul_16sc_ISfs@Base 4.0 nppsMul_16sc_Sfs@Base 4.0 nppsMul_16u16s_Sfs@Base 4.0 nppsMul_16u_ISfs@Base 4.0 nppsMul_16u_Sfs@Base 4.0 nppsMul_32f32fc@Base 4.0 nppsMul_32f32fc_I@Base 4.0 nppsMul_32f@Base 4.0 nppsMul_32f_I@Base 4.0 nppsMul_32fc@Base 4.0 nppsMul_32fc_I@Base 4.0 nppsMul_32s32sc_ISfs@Base 4.0 nppsMul_32s32sc_Sfs@Base 4.0 nppsMul_32s_ISfs@Base 4.0 nppsMul_32s_Sfs@Base 4.0 nppsMul_32sc_ISfs@Base 4.0 nppsMul_32sc_Sfs@Base 4.0 nppsMul_64f@Base 4.0 nppsMul_64f_I@Base 4.0 nppsMul_64fc@Base 4.0 nppsMul_64fc_I@Base 4.0 nppsMul_8u16u@Base 4.0 nppsMul_8u_ISfs@Base 4.0 nppsMul_8u_Sfs@Base 4.0 nppsMul_Low_32s_Sfs@Base 4.0 nppsNormDiffInfGetBufferSize_16s32f@Base 5.0 nppsNormDiffInfGetBufferSize_16s32s_Sfs@Base 5.0 nppsNormDiffInfGetBufferSize_32f@Base 5.0 nppsNormDiffInfGetBufferSize_32fc32f@Base 5.0 nppsNormDiffInfGetBufferSize_64f@Base 5.0 nppsNormDiffInfGetBufferSize_64fc64f@Base 5.0 nppsNormDiffL1GetBufferSize_16s32f@Base 5.0 nppsNormDiffL1GetBufferSize_16s32s_Sfs@Base 5.0 nppsNormDiffL1GetBufferSize_16s64s_Sfs@Base 5.0 nppsNormDiffL1GetBufferSize_32f@Base 5.0 nppsNormDiffL1GetBufferSize_32fc64f@Base 5.0 nppsNormDiffL1GetBufferSize_64f@Base 5.0 nppsNormDiffL1GetBufferSize_64fc64f@Base 5.0 nppsNormDiffL2GetBufferSize_16s32f@Base 5.0 nppsNormDiffL2GetBufferSize_16s32s_Sfs@Base 5.0 nppsNormDiffL2GetBufferSize_32f@Base 5.0 nppsNormDiffL2GetBufferSize_32fc64f@Base 5.0 nppsNormDiffL2GetBufferSize_64f@Base 5.0 nppsNormDiffL2GetBufferSize_64fc64f@Base 5.0 nppsNormDiffL2SqrGetBufferSize_16s64s_Sfs@Base 5.0 nppsNormDiff_Inf_16s32f@Base 5.0 nppsNormDiff_Inf_16s32s_Sfs@Base 5.0 nppsNormDiff_Inf_32f@Base 5.0 nppsNormDiff_Inf_32fc32f@Base 5.0 nppsNormDiff_Inf_64f@Base 5.0 nppsNormDiff_Inf_64fc64f@Base 5.0 nppsNormDiff_L1_16s32f@Base 5.0 nppsNormDiff_L1_16s32s_Sfs@Base 5.0 nppsNormDiff_L1_16s64s_Sfs@Base 5.0 nppsNormDiff_L1_32f@Base 5.0 nppsNormDiff_L1_32fc64f@Base 5.0 nppsNormDiff_L1_64f@Base 5.0 nppsNormDiff_L1_64fc64f@Base 5.0 nppsNormDiff_L2Sqr_16s64s_Sfs@Base 5.0 nppsNormDiff_L2_16s32f@Base 5.0 nppsNormDiff_L2_16s32s_Sfs@Base 5.0 nppsNormDiff_L2_32f@Base 5.0 nppsNormDiff_L2_32fc64f@Base 5.0 nppsNormDiff_L2_64f@Base 5.0 nppsNormDiff_L2_64fc64f@Base 5.0 nppsNormInfGetBufferSize_16s32f@Base 5.0 nppsNormInfGetBufferSize_16s32s_Sfs@Base 5.0 nppsNormInfGetBufferSize_32f@Base 5.0 nppsNormInfGetBufferSize_32fc32f@Base 5.0 nppsNormInfGetBufferSize_64f@Base 5.0 nppsNormInfGetBufferSize_64fc64f@Base 5.0 nppsNormL1GetBufferSize_16s32f@Base 5.0 nppsNormL1GetBufferSize_16s32s_Sfs@Base 5.0 nppsNormL1GetBufferSize_16s64s_Sfs@Base 5.0 nppsNormL1GetBufferSize_32f@Base 5.0 nppsNormL1GetBufferSize_32fc64f@Base 5.0 nppsNormL1GetBufferSize_64f@Base 5.0 nppsNormL1GetBufferSize_64fc64f@Base 5.0 nppsNormL2GetBufferSize_16s32f@Base 5.0 nppsNormL2GetBufferSize_16s32s_Sfs@Base 5.0 nppsNormL2GetBufferSize_32f@Base 5.0 nppsNormL2GetBufferSize_32fc64f@Base 5.0 nppsNormL2GetBufferSize_64f@Base 5.0 nppsNormL2GetBufferSize_64fc64f@Base 5.0 nppsNormL2SqrGetBufferSize_16s64s_Sfs@Base 5.0 nppsNorm_Inf_16s32f@Base 5.0 nppsNorm_Inf_16s32s_Sfs@Base 5.0 nppsNorm_Inf_32f@Base 5.0 nppsNorm_Inf_32fc32f@Base 5.0 nppsNorm_Inf_64f@Base 5.0 nppsNorm_Inf_64fc64f@Base 5.0 nppsNorm_L1_16s32f@Base 5.0 nppsNorm_L1_16s32s_Sfs@Base 5.0 nppsNorm_L1_16s64s_Sfs@Base 5.0 nppsNorm_L1_32f@Base 5.0 nppsNorm_L1_32fc64f@Base 5.0 nppsNorm_L1_64f@Base 5.0 nppsNorm_L1_64fc64f@Base 5.0 nppsNorm_L2Sqr_16s64s_Sfs@Base 5.0 nppsNorm_L2_16s32f@Base 5.0 nppsNorm_L2_16s32s_Sfs@Base 5.0 nppsNorm_L2_32f@Base 5.0 nppsNorm_L2_32fc64f@Base 5.0 nppsNorm_L2_64f@Base 5.0 nppsNorm_L2_64fc64f@Base 5.0 nppsNormalize_16s_Sfs@Base 4.0 nppsNormalize_16sc_Sfs@Base 4.0 nppsNormalize_32f@Base 4.0 nppsNormalize_32fc@Base 4.0 nppsNormalize_64f@Base 4.0 nppsNormalize_64fc@Base 4.0 nppsNot_16u@Base 4.0 nppsNot_16u_I@Base 4.0 nppsNot_32u@Base 4.0 nppsNot_32u_I@Base 4.0 nppsNot_8u@Base 4.0 nppsNot_8u_I@Base 4.0 nppsOrC_16u@Base 4.0 nppsOrC_16u_I@Base 4.0 nppsOrC_32u@Base 4.0 nppsOrC_32u_I@Base 4.0 nppsOrC_8u@Base 4.0 nppsOrC_8u_I@Base 4.0 nppsOr_16u@Base 4.0 nppsOr_16u_I@Base 4.0 nppsOr_32u@Base 4.0 nppsOr_32u_I@Base 4.0 nppsOr_8u@Base 4.0 nppsOr_8u_I@Base 4.0 nppsRShiftC_16s@Base 4.0 nppsRShiftC_16s_I@Base 4.0 nppsRShiftC_16u@Base 4.0 nppsRShiftC_16u_I@Base 4.0 nppsRShiftC_32s@Base 4.0 nppsRShiftC_32s_I@Base 4.0 nppsRShiftC_32u@Base 4.0 nppsRShiftC_32u_I@Base 4.0 nppsRShiftC_8u@Base 4.0 nppsRShiftC_8u_I@Base 4.0 nppsSet_16s@Base 4.0 nppsSet_16sc@Base 4.0 nppsSet_32f@Base 4.0 nppsSet_32fc@Base 4.0 nppsSet_32s@Base 4.0 nppsSet_32sc@Base 4.0 nppsSet_64f@Base 4.0 nppsSet_64fc@Base 4.0 nppsSet_64s@Base 4.0 nppsSet_64sc@Base 4.0 nppsSet_8u@Base 4.0 nppsSqr_16s_ISfs@Base 4.0 nppsSqr_16s_Sfs@Base 4.0 nppsSqr_16sc_ISfs@Base 4.0 nppsSqr_16sc_Sfs@Base 4.0 nppsSqr_16u_ISfs@Base 4.0 nppsSqr_16u_Sfs@Base 4.0 nppsSqr_32f@Base 4.0 nppsSqr_32f_I@Base 4.0 nppsSqr_32fc@Base 4.0 nppsSqr_32fc_I@Base 4.0 nppsSqr_64f@Base 4.0 nppsSqr_64f_I@Base 4.0 nppsSqr_64fc@Base 4.0 nppsSqr_64fc_I@Base 4.0 nppsSqr_8u_ISfs@Base 4.0 nppsSqr_8u_Sfs@Base 4.0 nppsSqrt_16s_ISfs@Base 4.0 nppsSqrt_16s_Sfs@Base 4.0 nppsSqrt_16sc_ISfs@Base 4.0 nppsSqrt_16sc_Sfs@Base 4.0 nppsSqrt_16u_ISfs@Base 4.0 nppsSqrt_16u_Sfs@Base 4.0 nppsSqrt_32f@Base 4.0 nppsSqrt_32f_I@Base 4.0 nppsSqrt_32fc@Base 4.0 nppsSqrt_32fc_I@Base 4.0 nppsSqrt_32s16s_Sfs@Base 4.0 nppsSqrt_64f@Base 4.0 nppsSqrt_64f_I@Base 4.0 nppsSqrt_64fc@Base 4.0 nppsSqrt_64fc_I@Base 4.0 nppsSqrt_64s16s_Sfs@Base 4.0 nppsSqrt_64s_ISfs@Base 4.0 nppsSqrt_64s_Sfs@Base 4.0 nppsSqrt_8u_ISfs@Base 4.0 nppsSqrt_8u_Sfs@Base 4.0 nppsStdDevGetBufferSize_16s32s_Sfs@Base 5.0 nppsStdDevGetBufferSize_16s_Sfs@Base 5.0 nppsStdDevGetBufferSize_32f@Base 5.0 nppsStdDevGetBufferSize_64f@Base 5.0 nppsStdDev_16s32s_Sfs@Base 5.0 nppsStdDev_16s_Sfs@Base 5.0 nppsStdDev_32f@Base 5.0 nppsStdDev_64f@Base 5.0 nppsSubCRev_16s_ISfs@Base 4.0 nppsSubCRev_16s_Sfs@Base 4.0 nppsSubCRev_16sc_ISfs@Base 4.0 nppsSubCRev_16sc_Sfs@Base 4.0 nppsSubCRev_16u_ISfs@Base 4.0 nppsSubCRev_16u_Sfs@Base 4.0 nppsSubCRev_32f@Base 4.0 nppsSubCRev_32f_I@Base 4.0 nppsSubCRev_32fc@Base 4.0 nppsSubCRev_32fc_I@Base 4.0 nppsSubCRev_32s_ISfs@Base 4.0 nppsSubCRev_32s_Sfs@Base 4.0 nppsSubCRev_32sc_ISfs@Base 4.0 nppsSubCRev_32sc_Sfs@Base 4.0 nppsSubCRev_64f@Base 4.0 nppsSubCRev_64f_I@Base 4.0 nppsSubCRev_64fc@Base 4.0 nppsSubCRev_64fc_I@Base 4.0 nppsSubCRev_8u_ISfs@Base 4.0 nppsSubCRev_8u_Sfs@Base 4.0 nppsSubC_16s_ISfs@Base 4.0 nppsSubC_16s_Sfs@Base 4.0 nppsSubC_16sc_ISfs@Base 4.0 nppsSubC_16sc_Sfs@Base 4.0 nppsSubC_16u_ISfs@Base 4.0 nppsSubC_16u_Sfs@Base 4.0 nppsSubC_32f@Base 4.0 nppsSubC_32f_I@Base 4.0 nppsSubC_32fc@Base 4.0 nppsSubC_32fc_I@Base 4.0 nppsSubC_32s_ISfs@Base 4.0 nppsSubC_32s_Sfs@Base 4.0 nppsSubC_32sc_ISfs@Base 4.0 nppsSubC_32sc_Sfs@Base 4.0 nppsSubC_64f@Base 4.0 nppsSubC_64f_I@Base 4.0 nppsSubC_64fc@Base 4.0 nppsSubC_64fc_I@Base 4.0 nppsSubC_8u_ISfs@Base 4.0 nppsSubC_8u_Sfs@Base 4.0 nppsSub_16s32f@Base 4.0 nppsSub_16s@Base 4.0 nppsSub_16s_I@Base 4.0 nppsSub_16s_ISfs@Base 4.0 nppsSub_16s_Sfs@Base 4.0 nppsSub_16sc_ISfs@Base 4.0 nppsSub_16sc_Sfs@Base 4.0 nppsSub_16u_ISfs@Base 4.0 nppsSub_16u_Sfs@Base 4.0 nppsSub_32f@Base 4.0 nppsSub_32f_I@Base 4.0 nppsSub_32fc@Base 4.0 nppsSub_32fc_I@Base 4.0 nppsSub_32s_ISfs@Base 4.0 nppsSub_32s_Sfs@Base 4.0 nppsSub_32sc_ISfs@Base 4.0 nppsSub_32sc_Sfs@Base 4.0 nppsSub_64f@Base 4.0 nppsSub_64f_I@Base 4.0 nppsSub_64fc@Base 4.0 nppsSub_64fc_I@Base 4.0 nppsSub_8u_ISfs@Base 4.0 nppsSub_8u_Sfs@Base 4.0 nppsSumGetBufferSize_16s32s_Sfs@Base 4.1 nppsSumGetBufferSize_16s_Sfs@Base 4.1 nppsSumGetBufferSize_16sc32sc_Sfs@Base 4.1 nppsSumGetBufferSize_16sc_Sfs@Base 4.1 nppsSumGetBufferSize_32f@Base 4.1 nppsSumGetBufferSize_32fc@Base 4.1 nppsSumGetBufferSize_32s_Sfs@Base 4.1 nppsSumGetBufferSize_64f@Base 4.1 nppsSumGetBufferSize_64fc@Base 4.1 nppsSumLnGetBufferSize_16s32f@Base 5.0 nppsSumLnGetBufferSize_32f64f@Base 5.0 nppsSumLnGetBufferSize_32f@Base 5.0 nppsSumLnGetBufferSize_64f@Base 5.0 nppsSumLn_16s32f@Base 5.0 nppsSumLn_32f64f@Base 5.0 nppsSumLn_32f@Base 5.0 nppsSumLn_64f@Base 5.0 nppsSum_16s32s_Sfs@Base 4.0 nppsSum_16s_Sfs@Base 4.0 nppsSum_16sc32sc_Sfs@Base 4.0 nppsSum_16sc_Sfs@Base 4.0 nppsSum_32f@Base 4.0 nppsSum_32fc@Base 4.0 nppsSum_32s_Sfs@Base 4.0 nppsSum_64f@Base 4.0 nppsSum_64fc@Base 4.0 nppsThreshold_16s@Base 5.0 nppsThreshold_16s_I@Base 5.0 nppsThreshold_16sc@Base 5.0 nppsThreshold_16sc_I@Base 5.0 nppsThreshold_32f@Base 5.0 nppsThreshold_32f_I@Base 5.0 nppsThreshold_32fc@Base 5.0 nppsThreshold_32fc_I@Base 5.0 nppsThreshold_64f@Base 5.0 nppsThreshold_64f_I@Base 5.0 nppsThreshold_64fc@Base 5.0 nppsThreshold_64fc_I@Base 5.0 nppsThreshold_GTVal_16s@Base 5.0 nppsThreshold_GTVal_16s_I@Base 5.0 nppsThreshold_GTVal_16sc@Base 5.0 nppsThreshold_GTVal_16sc_I@Base 5.0 nppsThreshold_GTVal_32f@Base 5.0 nppsThreshold_GTVal_32f_I@Base 5.0 nppsThreshold_GTVal_32fc@Base 5.0 nppsThreshold_GTVal_32fc_I@Base 5.0 nppsThreshold_GTVal_64f@Base 5.0 nppsThreshold_GTVal_64f_I@Base 5.0 nppsThreshold_GTVal_64fc@Base 5.0 nppsThreshold_GTVal_64fc_I@Base 5.0 nppsThreshold_GT_16s@Base 5.0 nppsThreshold_GT_16s_I@Base 5.0 nppsThreshold_GT_16sc@Base 5.0 nppsThreshold_GT_16sc_I@Base 5.0 nppsThreshold_GT_32f@Base 5.0 nppsThreshold_GT_32f_I@Base 5.0 nppsThreshold_GT_32fc@Base 5.0 nppsThreshold_GT_32fc_I@Base 5.0 nppsThreshold_GT_64f@Base 5.0 nppsThreshold_GT_64f_I@Base 5.0 nppsThreshold_GT_64fc@Base 5.0 nppsThreshold_GT_64fc_I@Base 5.0 nppsThreshold_LTVal_16s@Base 5.0 nppsThreshold_LTVal_16s_I@Base 5.0 nppsThreshold_LTVal_16sc@Base 5.0 nppsThreshold_LTVal_16sc_I@Base 5.0 nppsThreshold_LTVal_32f@Base 5.0 nppsThreshold_LTVal_32f_I@Base 5.0 nppsThreshold_LTVal_32fc@Base 5.0 nppsThreshold_LTVal_32fc_I@Base 5.0 nppsThreshold_LTVal_64f@Base 5.0 nppsThreshold_LTVal_64f_I@Base 5.0 nppsThreshold_LTVal_64fc@Base 5.0 nppsThreshold_LTVal_64fc_I@Base 5.0 nppsThreshold_LT_16s@Base 5.0 nppsThreshold_LT_16s_I@Base 5.0 nppsThreshold_LT_16sc@Base 5.0 nppsThreshold_LT_16sc_I@Base 5.0 nppsThreshold_LT_32f@Base 5.0 nppsThreshold_LT_32f_I@Base 5.0 nppsThreshold_LT_32fc@Base 5.0 nppsThreshold_LT_32fc_I@Base 5.0 nppsThreshold_LT_64f@Base 5.0 nppsThreshold_LT_64f_I@Base 5.0 nppsThreshold_LT_64fc@Base 5.0 nppsThreshold_LT_64fc_I@Base 5.0 nppsXorC_16u@Base 4.0 nppsXorC_16u_I@Base 4.0 nppsXorC_32u@Base 4.0 nppsXorC_32u_I@Base 4.0 nppsXorC_8u@Base 4.0 nppsXorC_8u_I@Base 4.0 nppsXor_16u@Base 4.0 nppsXor_16u_I@Base 4.0 nppsXor_32u@Base 4.0 nppsXor_32u_I@Base 4.0 nppsXor_8u@Base 4.0 nppsXor_8u_I@Base 4.0 nppsZeroCrossingGetBufferSize_16s32f@Base 5.0 nppsZeroCrossingGetBufferSize_32f@Base 5.0 nppsZeroCrossing_16s32f@Base 5.0 nppsZeroCrossing_32f@Base 5.0 nppsZero_16s@Base 4.0 nppsZero_16sc@Base 4.0 nppsZero_32f@Base 4.0 nppsZero_32fc@Base 4.0 nppsZero_32s@Base 4.0 nppsZero_32sc@Base 4.0 nppsZero_64f@Base 4.0 nppsZero_64fc@Base 4.0 nppsZero_64s@Base 4.0 nppsZero_64sc@Base 4.0 nppsZero_8u@Base 4.0 debian/libnppsSOVER.install.in0000664000000000000000000000003712236576240013462 0ustar usr/lib/libnpps.so.* #LIBDIR#/ debian/nvidia-visual-profiler.lintian-overrides0000664000000000000000000000032012230555533017141 0ustar no-upstream-changelog # The NVIDIA license does not allow any form of modification. hardening-no-fortify-functions hardening-no-relro [i386]: binary-file-built-without-LFS-support unstripped-binary-or-object debian/libcufftSOVER.lintian-overrides0000664000000000000000000000033612236576240015176 0ustar no-upstream-changelog # The NVIDIA license does not allow any form of modification. hardening-no-fortify-functions hardening-no-relro [i386]: binary-file-built-without-LFS-support shlib-calls-exit spelling-error-in-binary debian/nvopencc0000775000000000000000000000007711411423451010731 0ustar #!/bin/sh exec /usr/lib/nvidia-cuda-toolkit/bin/nvopencc "$@" debian/control0000664000000000000000000003524612307271704010610 0ustar Source: nvidia-cuda-toolkit Section: non-free/libs Priority: extra Maintainer: Ubuntu Developers XSBC-Original-Maintainer: Debian NVIDIA Maintainers Uploaders: Andreas Beckmann , Russ Allbery , Build-Depends: debhelper (>= 9), libcuda1 | libcuda-5.5-1 Standards-Version: 3.9.5 Homepage: http://www.nvidia.com/CUDA Vcs-Svn: svn://anonscm.debian.org/pkg-nvidia/packages/nvidia-cuda-toolkit/trunk Vcs-Browser: http://anonscm.debian.org/viewvc/pkg-nvidia/packages/nvidia-cuda-toolkit/ XS-Autobuild: yes Package: nvidia-cuda-toolkit Section: non-free/devel Architecture: i386 amd64 Depends: nvidia-profiler (= ${binary:Version}), nvidia-cuda-dev (= ${binary:Version}), nvidia-opencl-dev (= ${binary:Version}) | opencl-dev, gcc, g++, ${shlibs:Depends}, ${misc:Depends}, Recommends: nvidia-cuda-doc (= ${source:Version}), nvidia-cuda-gdb (= ${binary:Version}), nvidia-visual-profiler (= ${binary:Version}), Suggests: libcupti-dev, Description: NVIDIA CUDA toolkit The Compute Unified Device Architecture (CUDA) enables NVIDIA graphics processing units (GPUs) to be used for massively parallel general purpose computation. . This package contains the nvcc compiler etc. Package: nvidia-cuda-doc Section: non-free/doc Architecture: all Depends: ${misc:Depends} Description: NVIDIA CUDA and OpenCL documentation The Compute Unified Device Architecture (CUDA) enables NVIDIA graphics processing units (GPUs) to be used for massively parallel general purpose computation. . OpenCL (Open Computing Language) is a multi-vendor open standard for general-purpose parallel programming of heterogeneous systems that include CPUs, GPUs and other processors. . This package contains the developer documentation. Package: nvidia-cuda-gdb Section: non-free/devel Architecture: i386 amd64 Depends: ${shlibs:Depends}, ${misc:Depends} Recommends: nvidia-cuda-doc (= ${source:Version}) Conflicts: nvidia-cuda-debugger Replaces: nvidia-cuda-debugger Description: NVIDIA CUDA GDB The Compute Unified Device Architecture (CUDA) enables NVIDIA graphics processing units (GPUs) to be used for massively parallel general purpose computation. . This package contains the cuda-gdb debugger. Package: nvidia-profiler Section: non-free/devel Architecture: i386 amd64 Depends: ${shlibs:Depends}, ${misc:Depends} Breaks: nvidia-cuda-toolkit (<< 5.0.35-3) Replaces: nvidia-cuda-toolkit (<< 5.0.35-3) Description: NVIDIA Profiler for CUDA and OpenCL The Compute Unified Device Architecture (CUDA) enables NVIDIA graphics processing units (GPUs) to be used for massively parallel general purpose computation. . OpenCL (Open Computing Language) is a multi-vendor open standard for general-purpose parallel programming of heterogeneous systems that include CPUs, GPUs and other processors. . This package contains the nvprof profiler. Package: nvidia-visual-profiler Section: non-free/devel Architecture: i386 amd64 Depends: # eclipse-platform, # eclipse-gef, default-jre | java6-runtime, libgtk2.0-0, libcuinj32-${cuda:SoVersion} [i386], libcuinj64-${cuda:SoVersion} [amd64], nvidia-profiler (= ${binary:Version}), ${perl:Depends}, ${shlibs:Depends}, ${misc:Depends} Recommends: nvidia-cuda-doc (= ${source:Version}), Conflicts: nvidia-cuda-profiler, nvidia-opencl-profiler, nvidia-compute-profiler, Replaces: nvidia-cuda-profiler, nvidia-opencl-profiler, nvidia-compute-profiler, Homepage: http://developer.nvidia.com/nvidia-visual-profiler Description: NVIDIA Visual Profiler The NVIDIA Visual Profiler is a cross-platform performance profiling tool that delivers developers vital feedback for optimizing CUDA C/C++ and OpenCL applications. Package: nvidia-nsight Section: non-free/devel Architecture: i386 amd64 Depends: default-jre | java6-runtime, libgtk2.0-0, ${shlibs:Depends}, ${misc:Depends} Recommends: nvidia-cuda-doc (= ${source:Version}), Homepage: http://developer.nvidia.com/cuda/nsight-eclipse-edition Description: NVIDIA Nsight Eclipse Edition NVIDIA Nsight Eclipse Edition is a full-featured IDE powered by the Eclipse platform that provides an all-in-one integrated environment to edit, build, debug and profile CUDA-C applications. Nsight Eclipse Edition supports a rich set of commercial and free plugins. Package: nvidia-cuda-dev Section: non-free/libdevel Architecture: i386 amd64 Depends: libcudart${cuda:SoVersion} (= ${binary:Version}), libcublas${cuda:SoVersion} (= ${binary:Version}), libcufft${cuda:SoVersion} (= ${binary:Version}), libcufftw${cuda:SoVersion} (= ${binary:Version}), libcusparse${cuda:SoVersion} (= ${binary:Version}), libcurand${cuda:SoVersion} (= ${binary:Version}), libnppc${cuda:SoVersion} (= ${binary:Version}), libnppi${cuda:SoVersion} (= ${binary:Version}), libnpps${cuda:SoVersion} (= ${binary:Version}), libcuinj32-${cuda:SoVersion} (= ${binary:Version}) [i386], libcuinj64-${cuda:SoVersion} (= ${binary:Version}) [amd64], libnvtoolsext1 (= ${binary:Version}), libnvvm2 (= ${binary:Version}), libthrust-dev, ${misc:Depends} Recommends: ${package:libcuda1}, libgl1-mesa-dev | libgl-dev, libvdpau-dev, Breaks: libcuda1 (<< ${nvidia:MinVersion}), Description: NVIDIA CUDA development files The Compute Unified Device Architecture (CUDA) enables NVIDIA graphics processing units (GPUs) to be used for massively parallel general purpose computation. . This package contains the development files: headers and libraries. Package: nvidia-opencl-dev Section: non-free/libdevel Architecture: i386 amd64 Multi-Arch: same Depends: ${package:nvidia-libopencl1}, opencl-headers (>= 1.1), ${misc:Depends} Recommends: libgl1-mesa-dev | libgl-dev, Provides: opencl-dev, Conflicts: opencl-dev, Breaks: nvidia-libopencl1 (<< 304.88-7), Replaces: opencl-dev, nvidia-libopencl1 (<< 304.88-7), Description: NVIDIA OpenCL development files OpenCL (Open Computing Language) is a multi-vendor open standard for general-purpose parallel programming of heterogeneous systems that include CPUs, GPUs and other processors. . This metapackage provides the development files: headers and libraries. Package: libcudart5.5 Architecture: i386 amd64 Multi-Arch: same Pre-Depends: ${misc:Pre-Depends} Depends: ${shlibs:Depends}, ${misc:Depends} Recommends: ${package:libcuda1} Description: NVIDIA CUDA runtime library The Compute Unified Device Architecture (CUDA) enables NVIDIA graphics processing units (GPUs) to be used for massively parallel general purpose computation. . This package contains the runtime library. Package: libcublas5.5 Architecture: i386 amd64 Multi-Arch: same Pre-Depends: ${misc:Pre-Depends} Depends: ${shlibs:Depends}, ${misc:Depends} Description: NVIDIA CUDA BLAS runtime library The Compute Unified Device Architecture (CUDA) enables NVIDIA graphics processing units (GPUs) to be used for massively parallel general purpose computation. . This package contains the CUDA BLAS runtime library. Package: libcufft5.5 Architecture: i386 amd64 Multi-Arch: same Pre-Depends: ${misc:Pre-Depends} Depends: ${shlibs:Depends}, ${misc:Depends} Description: NVIDIA CUDA FFT runtime library The Compute Unified Device Architecture (CUDA) enables NVIDIA graphics processing units (GPUs) to be used for massively parallel general purpose computation. . This package contains the CUDA FFT runtime library. Package: libcufftw5.5 Architecture: i386 amd64 Multi-Arch: same Pre-Depends: ${misc:Pre-Depends} Depends: ${shlibs:Depends}, ${misc:Depends} Description: NVIDIA CUDA FFTW runtime library The Compute Unified Device Architecture (CUDA) enables NVIDIA graphics processing units (GPUs) to be used for massively parallel general purpose computation. . This package contains the CUDA FFTW runtime library. Package: libcusparse5.5 Architecture: i386 amd64 Multi-Arch: same Pre-Depends: ${misc:Pre-Depends} Depends: ${shlibs:Depends}, ${misc:Depends} Description: NVIDIA CUDA Sparse Matrix runtime library The Compute Unified Device Architecture (CUDA) enables NVIDIA graphics processing units (GPUs) to be used for massively parallel general purpose computation. . This package contains the CUDA Sparse Matrix runtime library. Package: libcurand5.5 Architecture: i386 amd64 Multi-Arch: same Pre-Depends: ${misc:Pre-Depends} Depends: ${shlibs:Depends}, ${misc:Depends} Description: NVIDIA CUDA Random Numbers Generation runtime library The Compute Unified Device Architecture (CUDA) enables NVIDIA graphics processing units (GPUs) to be used for massively parallel general purpose computation. . This package contains the CUDA Random Numbers Generation runtime library. Package: libnppc5.5 Architecture: i386 amd64 Multi-Arch: same Pre-Depends: ${misc:Pre-Depends} Depends: ${shlibs:Depends}, ${misc:Depends} Homepage: http://developer.nvidia.com/npp Description: NVIDIA Performance Primitives core runtime library NVIDIA NPP is a library of functions for performing CUDA accelerated processing. The initial set offunctionality in the library focuses on imaging and video processing and is widely applicable for developers in these areas. NPP will evolve over time to encompass more of the compute heavy tasks in a variety of problem domains. The NPP library is written to maximize flexibility, while maintaining high performance. . This package contains the NVIDIA Performance Primitives core runtime library. Package: libnppi5.5 Architecture: i386 amd64 Multi-Arch: same Pre-Depends: ${misc:Pre-Depends} Depends: ${shlibs:Depends}, ${misc:Depends} Homepage: http://developer.nvidia.com/npp Description: NVIDIA Performance Primitives for image processing runtime library NVIDIA NPP is a library of functions for performing CUDA accelerated processing. The initial set offunctionality in the library focuses on imaging and video processing and is widely applicable for developers in these areas. NPP will evolve over time to encompass more of the compute heavy tasks in a variety of problem domains. The NPP library is written to maximize flexibility, while maintaining high performance. . This package contains the NVIDIA Performance Primitives runtime library for image processing. Package: libnpps5.5 Architecture: i386 amd64 Multi-Arch: same Pre-Depends: ${misc:Pre-Depends} Depends: ${shlibs:Depends}, ${misc:Depends} Homepage: http://developer.nvidia.com/npp Description: NVIDIA Performance Primitives for signal processing runtime library NVIDIA NPP is a library of functions for performing CUDA accelerated processing. The initial set offunctionality in the library focuses on imaging and video processing and is widely applicable for developers in these areas. NPP will evolve over time to encompass more of the compute heavy tasks in a variety of problem domains. The NPP library is written to maximize flexibility, while maintaining high performance. . This package contains the NVIDIA Performance Primitives runtime library for signal processing. Package: libcuinj32-5.5 Architecture: i386 Multi-Arch: same Pre-Depends: ${misc:Pre-Depends} Depends: ${shlibs:Depends}, ${misc:Depends} Replaces: libcuinj32-5.0 (<< 5.5), Breaks: libcuinj32-5.0 (<< 5.5), Description: NVIDIA CUDA INJ runtime library (32-bit) The Compute Unified Device Architecture (CUDA) enables NVIDIA graphics processing units (GPUs) to be used for massively parallel general purpose computation. . This package contains the 32-bit CUDA INJ runtime library. Package: libcuinj64-5.5 Architecture: amd64 Multi-Arch: same Pre-Depends: ${misc:Pre-Depends} Depends: ${shlibs:Depends}, ${misc:Depends} Replaces: libcuinj64-5.0 (<< 5.5), Breaks: libcuinj64-5.0 (<< 5.5), Description: NVIDIA CUDA INJ runtime library (64-bit) The Compute Unified Device Architecture (CUDA) enables NVIDIA graphics processing units (GPUs) to be used for massively parallel general purpose computation. . This package contains the 64-bit CUDA INJ runtime library. Package: libnvtoolsext1 Architecture: i386 amd64 Multi-Arch: same Pre-Depends: ${misc:Pre-Depends} Depends: ${shlibs:Depends}, ${misc:Depends} Homepage: http://http.developer.nvidia.com/ParallelNsight/1.51/UserGuide/HTML/How_To_Use_the_NVIDIA_Tools_Extension_Library_%28nvtx%29.html Description: NVIDIA Tools Extension The NVIDIA Tools Extension SDK (NVTX) is a C-based API for marking events and ranges in your applications. Applications which integrate NVTX can use Nsight to capture and visualize these events and ranges. . This package contains the NVIDIA Tools Extension runtime library. Package: libnvvm2 Architecture: i386 amd64 Multi-Arch: same Pre-Depends: ${misc:Pre-Depends} Depends: ${shlibs:Depends}, ${misc:Depends} Homepage: https://developer.nvidia.com/cuda-llvm-compiler Description: NVIDIA CUDA Compiler NVVM runtime library NVIDIA's CUDA Compiler (NVCC) is based on the widely used LLVM open source compiler infrastructure. . This package contains the NVIDIA CUDA Compiler NVVM runtime library. Package: libcupti5.5 Architecture: i386 amd64 Multi-Arch: same Pre-Depends: ${misc:Pre-Depends} Depends: ${shlibs:Depends}, ${misc:Depends} Homepage: http://developer.nvidia.com/cuda-profiling-tools-interface Description: NVIDIA CUDA Profiler Tools Interface runtime library The CUDA Profiler Tools Interface (CUPTI) enables the creation of profiling and tracing tools that target CUDA applications. CUPTI provides a set of APIs targeted at ISVs creating profilers and other performance optimization tools. The CUPTI APIs are not intended to be used by developers in their CUDA applications. . This package contains the runtime library. Package: libcupti-dev Section: non-free/libdevel Architecture: i386 amd64 Multi-Arch: same Depends: libcupti${cuda:SoVersion} (= ${binary:Version}), ${misc:Depends} Recommends: libcupti-doc Homepage: http://developer.nvidia.com/cuda-profiling-tools-interface Description: NVIDIA CUDA Profiler Tools Interface development files The CUDA Profiler Tools Interface (CUPTI) enables the creation of profiling and tracing tools that target CUDA applications. CUPTI provides a set of APIs targeted at ISVs creating profilers and other performance optimization tools. The CUPTI APIs are not intended to be used by developers in their CUDA applications. . This package contains the development files: headers and libraries. Package: libcupti-doc Section: non-free/doc Architecture: all Depends: ${misc:Depends} Homepage: http://developer.nvidia.com/cuda-profiling-tools-interface Description: NVIDIA CUDA Profiler Tools Interface documentation The CUDA Profiler Tools Interface (CUPTI) enables the creation of profiling and tracing tools that target CUDA applications. CUPTI provides a set of APIs targeted at ISVs creating profilers and other performance optimization tools. The CUPTI APIs are not intended to be used by developers in their CUDA applications. . This package contains the documentation and examples. debian/libnppcSOVER.symbols.in0000664000000000000000000000052012236576240013461 0ustar libnppc.so.#SOVERSION# #PACKAGE# #MINVER# Event@Base 5.5 Stream@Base 5.5 nppGetGpuComputeCapability@Base 4.0 nppGetGpuName@Base 4.0 nppGetGpuNumSMs@Base 4.0 nppGetLibVersion@Base 4.0 nppGetMaxThreadsPerBlock@Base 4.0 nppGetMaxThreadsPerSM@Base 5.0 nppGetPointerMemoryType@Base 5.5 nppGetStream@Base 4.0 nppSetStream@Base 4.0 debian/libcuptiSOVER.symbols.in0000664000000000000000000000467012236576240013657 0ustar libcupti.so.#SOVERSION# #PACKAGE# #MINVER# InitializeInjectionNvtx@Base 5.0 cuptiActivityDequeueBuffer@Base 4.1 cuptiActivityDisable@Base 4.1 cuptiActivityDisableContext@Base 5.0 cuptiActivityEnable@Base 4.1 cuptiActivityEnableContext@Base 5.0 cuptiActivityEnqueueBuffer@Base 4.1 cuptiActivityFlush@Base 5.5 cuptiActivityFlushAll@Base 5.5 cuptiActivityGetAttribute@Base 5.5 cuptiActivityGetNextRecord@Base 4.1 cuptiActivityGetNumDroppedRecords@Base 4.1 cuptiActivityQueryBuffer@Base 4.1 cuptiActivityRegisterCallbacks@Base 5.5 cuptiActivitySetAttribute@Base 5.5 cuptiDeviceEnumEventDomains@Base 4.1 cuptiDeviceEnumMetrics@Base 4.1 cuptiDeviceGetAttribute@Base 4.1 cuptiDeviceGetEventDomainAttribute@Base 4.1 cuptiDeviceGetNumEventDomains@Base 4.1 cuptiDeviceGetNumMetrics@Base 4.1 cuptiDeviceGetTimestamp@Base 4.1 cuptiDisableKernelReplayMode@Base 5.5 cuptiEnableAllDomains@Base 4.1 cuptiEnableCallback@Base 4.1 cuptiEnableDomain@Base 4.1 cuptiEnableKernelReplayMode@Base 5.5 cuptiEnumEventDomains@Base 4.1 cuptiEnumMetrics@Base 4.1 cuptiEventDomainEnumEvents@Base 4.1 cuptiEventDomainGetAttribute@Base 4.1 cuptiEventDomainGetNumEvents@Base 4.1 cuptiEventGetAttribute@Base 4.1 cuptiEventGetIdFromName@Base 4.1 cuptiEventGroupAddEvent@Base 4.1 cuptiEventGroupCreate@Base 4.1 cuptiEventGroupDestroy@Base 4.1 cuptiEventGroupDisable@Base 4.1 cuptiEventGroupEnable@Base 4.1 cuptiEventGroupGetAttribute@Base 4.1 cuptiEventGroupReadAllEvents@Base 4.1 cuptiEventGroupReadEvent@Base 4.1 cuptiEventGroupRemoveAllEvents@Base 4.1 cuptiEventGroupRemoveEvent@Base 4.1 cuptiEventGroupResetAllEvents@Base 4.1 cuptiEventGroupSetAttribute@Base 4.1 cuptiEventGroupSetDisable@Base 5.5 cuptiEventGroupSetEnable@Base 5.5 cuptiEventGroupSetsCreate@Base 4.1 cuptiEventGroupSetsDestroy@Base 4.1 cuptiGetCallbackState@Base 4.1 cuptiGetDeviceId@Base 5.0 cuptiGetNumEventDomains@Base 4.1 cuptiGetNumMetrics@Base 4.1 cuptiGetResultString@Base 4.1 cuptiGetStreamId@Base 4.1 cuptiGetTimestamp@Base 4.1 cuptiGetVersion@Base 4.1 cuptiMetricCreateEventGroupSets@Base 4.1 cuptiMetricEnumEvents@Base 4.1 cuptiMetricEnumProperties@Base 5.5 cuptiMetricGetAttribute@Base 4.1 cuptiMetricGetIdFromName@Base 4.1 cuptiMetricGetNumEvents@Base 4.1 cuptiMetricGetNumProperties@Base 5.5 cuptiMetricGetValue2@Base 5.5 cuptiMetricGetValue@Base 4.1 cuptiSetEventCollectionMode@Base 4.1 cuptiSubscribe@Base 4.1 cuptiSupportedDomains@Base 4.1 cuptiUnsubscribe@Base 4.1 debian/libcupti-dev.install.in0000664000000000000000000000012611721044277013560 0ustar usr/extras/CUPTI/include/*.h usr/include/ usr/extras/CUPTI/lib/libcupti.so #LIBDIR#/ debian/libcurandSOVER.install.in0000664000000000000000000000004112230555533013745 0ustar usr/lib/libcurand.so.* #LIBDIR#/ debian/nvidia-cuda-doc.lintian-overrides0000664000000000000000000000011312230555533015475 0ustar no-upstream-changelog duplicate-files usr/share/doc/nvidia-cuda-doc/html/* debian/libnvtoolsext1.lintian-overrides0000664000000000000000000000026412236576240015556 0ustar no-upstream-changelog # The NVIDIA license does not allow any form of modification. hardening-no-fortify-functions hardening-no-relro [i386]: binary-file-built-without-LFS-support debian/nvidia-cuda-gdb.lintian-overrides0000664000000000000000000000042212236576240015473 0ustar no-upstream-changelog # The NVIDIA license does not allow any form of modification. hardening-no-fortify-functions hardening-no-relro [i386]: binary-file-built-without-LFS-support spelling-error-in-binary unstripped-binary-or-object embedded-library usr/bin/cuda-gdb: expat debian/nsight0000775000000000000000000000006312023760103010403 0ustar #!/bin/sh exec /usr/lib/nvidia-nsight/nsight "$@" debian/libcuinj32-SOVER.install.in0000664000000000000000000000010212230555533014021 0ustar usr/lib/libcuinj32.so.* #LIBDIR#/ usr/lib/libcuinj32.so #LIBDIR#/ debian/libcublasSOVER.lintian-overrides0000664000000000000000000000033612236576240015340 0ustar no-upstream-changelog # The NVIDIA license does not allow any form of modification. hardening-no-fortify-functions hardening-no-relro [i386]: binary-file-built-without-LFS-support shlib-calls-exit spelling-error-in-binary debian/libcudartSOVER.lintian-overrides0000664000000000000000000000034612236576240015352 0ustar no-upstream-changelog # The NVIDIA license does not allow any form of modification. hardening-no-fortify-functions hardening-no-relro [i386]: binary-file-built-without-LFS-support shlib-calls-exit [i386]: spelling-error-in-binary debian/libcufftwSOVER.install.in0000664000000000000000000000004112236576240013773 0ustar usr/lib/libcufftw.so.* #LIBDIR#/ debian/libcudartSOVER.install.in0000664000000000000000000000004112230555533013753 0ustar usr/lib/libcudart.so.* #LIBDIR#/ debian/libnppiSOVER.install.in0000664000000000000000000000003712236576240013450 0ustar usr/lib/libnppi.so.* #LIBDIR#/ debian/libcuinj32-SOVER.symbols.in0000664000000000000000000000015512230555533014053 0ustar libcuinj32.so.#SOVERSION# #PACKAGE# #MINVER# InitializeInjection@Base 4.1 InitializeInjectionNvtx@Base 5.0 debian/nvidia-cuda-toolkit.lintian-overrides0000664000000000000000000000074712230555533016432 0ustar no-upstream-changelog # The NVIDIA license does not allow any form of modification. hardening-no-fortify-functions hardening-no-relro [i386]: binary-file-built-without-LFS-support binary-has-unneeded-section spelling-error-in-binary unstripped-binary-or-object embedded-library usr/bin/cuobjdump: zlib embedded-library usr/bin/fatbin: zlib embedded-library usr/bin/fatbinary: zlib embedded-library usr/bin/nvlink: zlib [i386]: embedded-library usr/lib/nvidia-cuda-toolkit/bin/cicc: libm debian/changelog0000664000000000000000000003212012322427127011042 0ustar nvidia-cuda-toolkit (5.5.22-3ubuntu1) trusty; urgency=medium * Merge from Debian unstable. (LP: #1289463) * d/control: - remove build-depends on nvidia-current * d/rules: - remove package_libcuda1 depends on nvidia-current, update to libcuda-5.5-1 - remove package_nvidia-libopencl1 depends on nvidia-current, add nvidia-libopencl1-331 | nvidia-libopencl1-331-updates -- Graham Inggs Sat, 08 Mar 2014 10:30:34 +0200 nvidia-cuda-toolkit (5.5.22-3) unstable; urgency=low * Bump the alternate virtual B-D to libcuda-5.5-1. * Bump Standards-Version to 3.9.5 (no changes needed). * Upload to unstable. -- Andreas Beckmann Thu, 07 Nov 2013 01:19:29 +0100 nvidia-cuda-toolkit (5.5.22-2) experimental; urgency=low * Add missing Breaks/Replaces to libcuinj{32,64}-5.5 for a clean takeover of the libcuinj{32,64}.so symlink from libcuinj{32,64}-5.0. * nvcc.profile: Add missing NVVMIR_LIBRARY_DIR setting. (Closes: #725649) * nvcc.profile: Add -L/usr/lib/ to make nvlink multiarch aware. * Drop the gcc/g++ wrappers, all versions up to 4.8 are supported. -- Andreas Beckmann Tue, 22 Oct 2013 13:39:10 +0200 nvidia-cuda-toolkit (5.5.22-1) experimental; urgency=low * New upstream release 5.5 (July 2013). * Upload to experimental. * Update watch file. * debian/copyright: Synchronize with reformatted and updated EULA.txt. * SOVERSION bump: 5.0 => 5.5, rename all library packages. * libnpp[cis]5.5: New packages replacing the split libnpp5.0 library. * libnvtoolsext1: Renamed from libnvtoolsext5.0, upstream soname change. * libnvvm2: New package for the NVCC runtime library. * libcufftw5.5: New package for CUDA FFT library with FFTW interface. * Ship new binaries and auxiliary files. * Update symbols control files. * Update lintian overrides. -- Andreas Beckmann Sun, 22 Sep 2013 14:17:57 +0200 nvidia-cuda-toolkit (5.0.35-8) unstable; urgency=low * Simplify renaming control files on SOVERSION change. * Update lintian overrides. -- Andreas Beckmann Sat, 19 Oct 2013 20:58:39 +0200 nvidia-cuda-toolkit (5.0.35-7ubuntu1) saucy; urgency=low [ Graham Inggs ] * nvidia-opencl-dev: Loosen the dependency on nvidia-libopencl1. (LP: #1230325) * List the correct XSBC-Original-Maintainer and Maintainer. -- Alberto Milone Fri, 27 Sep 2013 14:34:02 +0200 nvidia-cuda-toolkit (5.0.35-7) unstable; urgency=low * nvidia-opencl-dev: Provides/Conflicts/Replaces: opencl-dev. * nvidia-opencl-dev: Set Multi-Arch: same. - Ship libOpenCL.so symlink previously in nvidia-libopencl1. (Closes: #719833) - Tighten the dependency on nvidia-libopencl1. * nvidia-cuda-toolkit: Allow opencl-dev as an alternative to nvidia-opencl-dev. (Closes: #719834) -- Andreas Beckmann Sat, 17 Aug 2013 06:48:53 +0200 nvidia-cuda-toolkit (5.0.35-6) unstable; urgency=low [ Graham Inggs ] * Dependency updates for Ubuntu Saucy: nvidia-* now provides libcuda-5.0-1 and libopencl1 virtual packages. Use these instead of enumerating all packaged driver versions. (Closes: #710820) [ Andreas Beckmann ] * nvidia-cuda-dev: Add Breaks against too old libcuda1 versions. * Update lintian overrides. -- Andreas Beckmann Tue, 16 Jul 2013 11:37:43 +0200 nvidia-cuda-toolkit (5.0.35-5) unstable; urgency=low * Use canonical Vcs-* URLs. * Update lintian overrides. * Upload to unstable. -- Andreas Beckmann Sun, 05 May 2013 11:59:50 +0200 nvidia-cuda-toolkit (5.0.35-4ubuntu1) raring; urgency=low * Ubuntu: Build-Depend/Depend on nvidia-304*, nvidia-310* and nvidia-313*. (LP: #1162945) -- Graham Inggs Tue, 02 Apr 2013 13:24:16 +0200 nvidia-cuda-toolkit (5.0.35-4) experimental; urgency=low [ Graham Inggs ] * Ubuntu: Build-Depend/Depend on nvidia-experimental-*. (LP: #1092259) [ Andreas Beckmann ] * Ubuntu: Override libcuda.so.1 dependencies via shlibs.local to support installing with nvidia-experimental-* while building against nvidia-current. (Closes: #700621) -- Andreas Beckmann Sat, 16 Feb 2013 15:58:28 +0100 nvidia-cuda-toolkit (5.0.35-3) experimental; urgency=low * nvidia-profiler: New package (split from nvidia-cuda-toolkit) that ships the nvprof binary which supports both CUDA and OpenCL. * nvidia-visual-profiler: Depend on nvidia-profiler for the nvprof binary. (Closes: #695493) * nvcc.profile: Enable the 'LIBRARIES =+ -lcudart' setting to not deviate from upstream behavior. (Closes: #697730) * Update my email address and remove DMUA. * Switch to Standards-Version: 3.9.4 (no changes needed). -- Andreas Beckmann Fri, 25 Jan 2013 19:27:19 +0100 nvidia-cuda-toolkit (5.0.35-2) experimental; urgency=low * debian/copyright: Synchronize with reformatted EULA.txt. * Drop hardcoded java path from nvvp.ini and nsight.ini. (Closes: #693703) * nvidia-nsight: Add /usr/share/nvidia-nsight/configuration -> /usr/lib/nvidia-nsight/configuration symlink. -- Andreas Beckmann Sat, 24 Nov 2012 15:57:03 +0100 nvidia-cuda-toolkit (5.0.35-1) experimental; urgency=low * New upstream release 5.0 (October 2012). * debian/{control,rules}: Use substvars for the names of the libcuda1 and nvidia-libopencl1 packages. * Ubuntu: Build-Depend/Depend on nvidia-current | nvidia-current-updates instead of libcuda1 and nvidia-libopencl1. * Update lintian overrides. -- Andreas Beckmann Sun, 21 Oct 2012 17:06:18 +0200 nvidia-cuda-toolkit (5.0.24-1) experimental; urgency=low * New upstream release candidate 5.0 RC. (Closes: #686560) * Upload to experimental. * watch: simplify and switch to the release candidate page. * Only extract the .run file for the current architecture. * Drop B-D: libqt*, since 4.1 the profiler uses eclipse instead of Qt. * get-orig-source: skip downloading if cached files are in ../.cache/ * get-orig-source: extract and repack run-in-run archives. * SOVERSION bump: 4 => 5.0, rename all library packages. * libcuinj.so.4 has changed the SONAME to libcuinj{32,64}.so.5.0: rename and clone package accordingly. * Update symbols files. * Update lintian overrides and override hardening warnings. * nvidia-visual-profiler: Generalize installation and linking to automatically pickup new files and forget removed ones. * nvidia-nsight: new package for NVIDIA Nsight Eclipse Edition. * libnvtoolsext5.0: new package for the NVIDIA Tools Extension (runtime). * Update .install lists for added files. -- Andreas Beckmann Wed, 12 Sep 2012 01:44:29 +0200 nvidia-cuda-toolkit (4.2.9-2) unstable; urgency=low * nvcc.profile: Enable the 'LIBRARIES =+ -lcudart' setting to not deviate from upstream behavior. (Closes: #697730) -- Andreas Beckmann Thu, 10 Jan 2013 01:19:06 +0100 nvidia-cuda-toolkit (4.2.9-1) unstable; urgency=low * New upstream release 4.2 (April 2012). * New download URL: http://developer.nvidia.com/cuda-downloads * Update symbols files. * debian/copyright: Update NVIDIA license. * The toolkit now supports GCC 4.6 (but nothing newer). Add g++-4.6 and gcc-4.6 as preferred alternative dependencies. -- Andreas Beckmann Fri, 11 May 2012 10:32:07 +0200 nvidia-cuda-toolkit (4.1.28-2) unstable; urgency=low * nvidia-visual-profiler: Add dependency on libcuinj4. (Closes: #665931) * Move libcuinj.so to libcuinj4 as this gets dlopen()ed. * Switch to Standards-Version: 3.9.3 (no changes needed). * Use the final copyright-format/1.0 URL. * Drop biarch lib32* packages, there were no users of these packages. Multi-arch is the way to go. -- Andreas Beckmann Thu, 12 Apr 2012 21:09:27 +0200 nvidia-cuda-toolkit (4.1.28-1) unstable; urgency=low * New upstream release 4.1 (January 2012). * Upload to unstable. * Update symbols files. * Ship cicc and ci_include.h in the nvidia-cuda-toolkit package. GPUs pre-dating the Fermi architecture still need the pre-LLVM compiler. Thanks to Tomasz Rybak for testing this. * Do not compress examples. * The toolkit now supports GCC 4.5 (but nothing newer). Add g++-4.5 and gcc-4.5 as preferred alternative dependencies. * nvidia-cuda-toolkit: Add wrapper scripts (used internally by nvcc) for gcc/g++ that execute the newest of gcc-4.5/g++-4.5 or gcc-4.4/g++-4.4, even if /usr/bin/gcc and /usr/bin/g++ point to a newer version. * nvidia-visual-profiler: Ship the copy of Eclipse 3.6 that was included in the upstream archive. I can't get nvvp working properly with the Debian Eclipse 3.7. -- Andreas Beckmann Wed, 22 Feb 2012 15:10:50 +0100 nvidia-cuda-toolkit (4.1.21-1) experimental; urgency=low * New upstream release candidate 4.1 RC2. * Upload to experimental. * Rename package nvidia-compute-profiler to nvidia-visual-profiler, this is now a cross-platform application based on eclipse. * libcuinj4: New package for the INJ library. * libcupti{4,-dev,-doc}: New packages for the NVIDIA CUDA Profiler Tools Interface (CUPTI). * Update install lists and symbols files. * debian/copyright: Update to dep5.mdwn?revision=202. Add LLVM license. * Bump debhelper dependency to 9. -- Andreas Beckmann Thu, 16 Feb 2012 17:08:36 +0100 nvidia-cuda-toolkit (4.0.17-3) unstable; urgency=low [ Russ Allbery ] * Add DM-Upload-Allowed: yes to debian/control. [ Andreas Beckmann ] * Add compatibility symlink for thrust because nvcc refuses kernels from system include directories. (Closes: #644844) * Add a README entry how to install the GPU Computing SDK (code examples). * Update lintian overrides. -- Andreas Beckmann Mon, 10 Oct 2011 20:56:23 +0200 nvidia-cuda-toolkit (4.0.17-2) unstable; urgency=low * Upload to unstable. * Add XS-Autobuild: yes to debian/control. See instructions in #602838. * Add Depends: libthrust-dev. Thrust has been packaged separately in contrib as it is available under the Apache-2.0 license. * nvidia-opencl-dev now Provides: opencl-dev. * Drop lintian-overrides for shlib-calls-exit (no longer emitted in 2.5.1). * Enable multiarch build. - Add and use #LIBDIR# substitution. - Add misc:Pre-Depends and Multi-Arch: same. - Add conflicts with biarch libraries. - Use compat level 9. * Set Maintainer to Debian NVIDIA Maintainers and move myself to Uploaders. * Add Russ Allbery to Uploaders. -- Andreas Beckmann Sat, 25 Jun 2011 18:20:19 +0200 nvidia-cuda-toolkit (4.0.17-1) experimental; urgency=low * New upstream release 4.0. * Upload to experimental. * Detect license changes by comparing debian/copyright with upstream EULA.txt during build. * Refresh debian/copyright from the updated EULA.txt in 4.0. * Switch to arch tagged overrides (lintian 2.5.0). * Add dependency on gcc-4.4/g++-4.4, add gcc/g++ compatibility symlinks. The CUDA toolkit does not work with 4.5 or newer compilers. -- Andreas Beckmann Fri, 27 May 2011 15:00:56 +0200 nvidia-cuda-toolkit (4.0.13-1) experimental; urgency=low * New upstream release candidate 4.0 RC2. - The OpenCL API 1.1 is now implemented. * Upload to experimental. * Upstream has bumped the SOVERSION from 3 to 4, rename the packages accordingly. * Update install lists and symbols files. * Add lintian-overrides for shlib-calls-exit. * Add packages libnpp4 and lib32npp4 for the NVIDIA Performance Primitives library. * Allow libopencl1 as an alternative to nvidia-libopencl1. * Add Breaks: nvidia-libopencl1 (<< 195.36.31-90) because the older version from squeeze doesn't contain the libOpenCL.so symlink. -- Andreas Beckmann Sun, 15 May 2011 18:12:01 -0700 nvidia-cuda-toolkit (3.2.16-2) unstable; urgency=low * Upload to unstable. * Use dpkg-parsechangelog to extract the upstream version number from debian/changelog, simplifying debian/rules.defs even more. * Generate watch file in the clean target. The watch file is now limited to updates to the current release as NVIDIA no longer provides a page redirecting to the current release. * Switch to Standards-Version: 3.9.2 (no changes needed). -- Andreas Beckmann Tue, 26 Apr 2011 18:56:41 -0700 nvidia-cuda-toolkit (3.2.16-1) experimental; urgency=low * New upstream release 3.2. * Upload to experimental. * Upstream no longer ships the manual pages. * Create new packages libcusparse3 and libcurand3 (and their 32-bit variants) for the libraries added by NVIDIA. * Update symbols files and install lists. * Update lintian overrides. * Switch to source format 3.0 (quilt). -- Andreas Beckmann Sat, 20 Nov 2010 19:20:46 -0800 nvidia-cuda-toolkit (3.1-1) experimental; urgency=low * New upstream release 3.1. * Initial release. (Closes: #581184) * Upload to experimental. -- Andreas Beckmann Mon, 11 Oct 2010 15:15:18 +0200 debian/nvidia-visual-profiler.links0000775000000000000000000000067612023760103014633 0ustar #!/bin/sh for x in $(ls -1 debian/nvidia-visual-profiler/usr/share/nvidia-visual-profiler/) do case "$x" in plugins) break ;; *) echo "usr/share/nvidia-visual-profiler/$x usr/lib/nvidia-visual-profiler/$x" ;; esac done for plugin in $(ls -1 debian/nvidia-visual-profiler/usr/share/nvidia-visual-profiler/plugins/) do echo "usr/share/nvidia-visual-profiler/plugins/$plugin usr/lib/nvidia-visual-profiler/plugins/$plugin" done debian/libcupti-doc.lintian-overrides0000664000000000000000000000002612230555533015127 0ustar no-upstream-changelog debian/libnvtoolsext1.install.in0000664000000000000000000000004512236576240014170 0ustar usr/lib/libnvToolsExt.so.* #LIBDIR#/ debian/libcuptiSOVER.install.in0000664000000000000000000000005512230555533013622 0ustar usr/extras/CUPTI/lib/libcupti.so.* #LIBDIR#/ debian/nvidia-cuda-dev.lintian-overrides0000664000000000000000000000032212230555533015510 0ustar no-upstream-changelog # work around nvcc error: kernel launches from templates are not allowed in system files package-contains-broken-symlink usr/lib/nvidia-cuda-toolkit/include/thrust ../../../include/thrust debian/libcufftSOVER.install.in0000664000000000000000000000004012230555533013577 0ustar usr/lib/libcufft.so.* #LIBDIR#/ debian/nvidia-nsight.install0000664000000000000000000000130112023760103013311 0ustar debian/nsight usr/bin/ usr/libnsight/.eclipseproduct usr/lib/nvidia-nsight/ usr/libnsight/*.html usr/share/nvidia-nsight/ usr/libnsight/*.xml usr/share/nvidia-nsight/ usr/libnsight/configuration usr/lib/nvidia-nsight/ usr/libnsight/features usr/share/nvidia-nsight/ usr/libnsight/icon.xpm usr/share/nvidia-nsight/ usr/libnsight/index usr/share/nvidia-nsight/ usr/libnsight/nsight usr/lib/nvidia-nsight/ usr/libnsight/nsight.ini usr/lib/nvidia-nsight/ usr/libnsight/p2 usr/share/nvidia-nsight/ usr/libnsight/plugins usr/share/nvidia-nsight/ usr/libnsight/plugins/org.eclipse.equinox.launcher.gtk.linux.* usr/lib/nvidia-nsight/plugins/ usr/libnsight/readme usr/share/nvidia-nsight/ debian/libnppcSOVER.install.in0000664000000000000000000000003712236576240013442 0ustar usr/lib/libnppc.so.* #LIBDIR#/ debian/libcuinj32-SOVER.lintian-overrides0000664000000000000000000000041212236576240015414 0ustar no-upstream-changelog # The NVIDIA license does not allow any form of modification. hardening-no-fortify-functions hardening-no-relro [i386]: binary-file-built-without-LFS-support shlib-calls-exit # nvvp does dlopen("libcuinj32.so"). non-dev-pkg-with-shlib-symlink debian/nvcc.profile0000664000000000000000000000113412236576240011511 0ustar # Syntax: # name = assignment # name ?= conditional assignment # name += prepend # name =+ append # Predefined variables: _SPACE_, _HERE_ NVVMIR_LIBRARY_DIR = /usr/lib/nvidia-cuda-toolkit/libdevice PATH += /usr/lib/nvidia-cuda-toolkit/bin: # Work around some strange errors if some headers are found # in /usr/include only. INCLUDES += -I/usr/lib/nvidia-cuda-toolkit/include $(_SPACE_) LIBRARIES += -L/usr/lib/x86_64-linux-gnu -L/usr/lib/i386-linux-gnu $(_SPACE_) LIBRARIES =+ $(_SPACE_) -lcudart #CUDAFE_FLAGS += #OPENCC_FLAGS += #PTXAS_FLAGS += debian/nvidia-nsight.links0000775000000000000000000000070612054160172013002 0ustar #!/bin/sh echo usr/lib/nvidia-nsight/configuration usr/share/nvidia-nsight/configuration for x in $(ls -1 debian/nvidia-nsight/usr/share/nvidia-nsight/) do case "$x" in plugins) break ;; *) echo "usr/share/nvidia-nsight/$x usr/lib/nvidia-nsight/$x" ;; esac done for plugin in $(ls -1 debian/nvidia-nsight/usr/share/nvidia-nsight/plugins/) do echo "usr/share/nvidia-nsight/plugins/$plugin usr/lib/nvidia-nsight/plugins/$plugin" done debian/libcufftwSOVER.symbols.in0000664000000000000000000000356012236576240014026 0ustar libcufftw.so.#SOVERSION# #PACKAGE# #MINVER# fftw_cleanup@Base 5.5 fftw_cost@Base 5.5 fftw_destroy_plan@Base 5.5 fftw_execute@Base 5.5 fftw_execute_dft@Base 5.5 fftw_execute_dft_c2r@Base 5.5 fftw_execute_dft_r2c@Base 5.5 fftw_export_wisdom_to_file@Base 5.5 fftw_flops@Base 5.5 fftw_free@Base 5.5 fftw_import_wisdom_from_file@Base 5.5 fftw_malloc@Base 5.5 fftw_plan_dft@Base 5.5 fftw_plan_dft_1d@Base 5.5 fftw_plan_dft_2d@Base 5.5 fftw_plan_dft_3d@Base 5.5 fftw_plan_dft_c2r@Base 5.5 fftw_plan_dft_c2r_1d@Base 5.5 fftw_plan_dft_c2r_2d@Base 5.5 fftw_plan_dft_c2r_3d@Base 5.5 fftw_plan_dft_r2c@Base 5.5 fftw_plan_dft_r2c_1d@Base 5.5 fftw_plan_dft_r2c_2d@Base 5.5 fftw_plan_dft_r2c_3d@Base 5.5 fftw_plan_guru_dft@Base 5.5 fftw_plan_guru_dft_c2r@Base 5.5 fftw_plan_guru_dft_r2c@Base 5.5 fftw_plan_many_dft@Base 5.5 fftw_plan_many_dft_c2r@Base 5.5 fftw_plan_many_dft_r2c@Base 5.5 fftw_print_plan@Base 5.5 fftw_set_timelimit@Base 5.5 fftwf_cleanup@Base 5.5 fftwf_cost@Base 5.5 fftwf_destroy_plan@Base 5.5 fftwf_execute@Base 5.5 fftwf_execute_dft@Base 5.5 fftwf_execute_dft_c2r@Base 5.5 fftwf_execute_dft_r2c@Base 5.5 fftwf_export_wisdom_to_file@Base 5.5 fftwf_flops@Base 5.5 fftwf_free@Base 5.5 fftwf_import_wisdom_from_file@Base 5.5 fftwf_malloc@Base 5.5 fftwf_plan_dft@Base 5.5 fftwf_plan_dft_1d@Base 5.5 fftwf_plan_dft_2d@Base 5.5 fftwf_plan_dft_3d@Base 5.5 fftwf_plan_dft_c2r@Base 5.5 fftwf_plan_dft_c2r_1d@Base 5.5 fftwf_plan_dft_c2r_2d@Base 5.5 fftwf_plan_dft_c2r_3d@Base 5.5 fftwf_plan_dft_r2c@Base 5.5 fftwf_plan_dft_r2c_1d@Base 5.5 fftwf_plan_dft_r2c_2d@Base 5.5 fftwf_plan_dft_r2c_3d@Base 5.5 fftwf_plan_guru_dft@Base 5.5 fftwf_plan_guru_dft_c2r@Base 5.5 fftwf_plan_guru_dft_r2c@Base 5.5 fftwf_plan_many_dft@Base 5.5 fftwf_plan_many_dft_c2r@Base 5.5 fftwf_plan_many_dft_r2c@Base 5.5 fftwf_print_plan@Base 5.5 fftwf_set_timelimit@Base 5.5 debian/nvidia-cuda-doc.examples0000664000000000000000000000014212236576240013663 0ustar debian/tmp/usr/src/* debian/tmp/usr/extras/Debugger/include/* debian/tmp/usr/nvvm/libnvvm-samples debian/rules.defs0000664000000000000000000000131112236576240011170 0ustar #CUDA_BETA = CUDA_SOVERSION = 5.5 CUDA_VERSION_DRIVER = 319.37 CUDA_VERSION_TOOLKIT_FILENAME = $(CUDA_VERSION_TOOLKIT) #before 4.x: CUDA_DOWNLOAD_URL = http://developer.nvidia.com/cuda-toolkit-$(CUDA_VERSION_MAJOR)$(CUDA_VERSION_MINOR)-downloads #before 4.2: CUDA_DOWNLOAD_URL = http://developer.nvidia.com/cuda-toolkit-$(CUDA_VERSION_MAJOR)$(CUDA_VERSION_MINOR) CUDA_DOWNLOAD_URL = http://developer.nvidia.com/cuda-downloads CUDA_DOWNLOAD_URL_BETA = http://developer.nvidia.com/cuda/cuda-pre-production CUDA_FILENAME_X86 = cuda-linux-rel-${CUDA_VERSION_TOOLKIT_FILENAME}-16488124.run CUDA_FILENAME_X86_64 = cuda-linux64-rel-${CUDA_VERSION_TOOLKIT_FILENAME}-16488124.run MULTIARCH = yes debian/gcc0000775000000000000000000000044611753147324007665 0ustar #!/bin/sh # Check for g++ to avoid using different versions of gcc and g++ on systems # with both g++-4.X and gcc-4.Y but not g++-4.Y installed. if which g++-4.6 >/dev/null 2>&1; then prog=gcc-4.6 elif which g++-4.5 >/dev/null 2>&1; then prog=gcc-4.5 else prog=gcc-4.4 fi exec $prog "$@" debian/nvcc0000775000000000000000000000007311411364303010043 0ustar #!/bin/sh exec /usr/lib/nvidia-cuda-toolkit/bin/nvcc "$@" debian/nvidia-opencl-dev.links.in0000664000000000000000000000005712203602521014136 0ustar #LIBDIR#/libOpenCL.so.1 #LIBDIR#/libOpenCL.so debian/nvidia-profiler.install0000664000000000000000000000001712100550412013636 0ustar usr/bin/nvprof debian/libnvtoolsext1.symbols0000664000000000000000000000235112236576240013607 0ustar libnvToolsExt.so.1 #PACKAGE# #MINVER# nvtxGetExportTable@Base 5.0 nvtxMarkA@Base 5.0 nvtxMarkEx@Base 5.0 nvtxMarkW@Base 5.0 nvtxNameCategoryA@Base 5.0 nvtxNameCategoryW@Base 5.0 nvtxNameClCommandQueueA@Base 5.0 nvtxNameClCommandQueueW@Base 5.0 nvtxNameClContextA@Base 5.0 nvtxNameClContextW@Base 5.0 nvtxNameClDeviceA@Base 5.0 nvtxNameClDeviceW@Base 5.0 nvtxNameClEventA@Base 5.0 nvtxNameClEventW@Base 5.0 nvtxNameClMemObjectA@Base 5.0 nvtxNameClMemObjectW@Base 5.0 nvtxNameClProgramA@Base 5.0 nvtxNameClProgramW@Base 5.0 nvtxNameClSamplerA@Base 5.0 nvtxNameClSamplerW@Base 5.0 nvtxNameCuContextA@Base 5.0 nvtxNameCuContextW@Base 5.0 nvtxNameCuDeviceA@Base 5.0 nvtxNameCuDeviceW@Base 5.0 nvtxNameCuEventA@Base 5.0 nvtxNameCuEventW@Base 5.0 nvtxNameCuStreamA@Base 5.0 nvtxNameCuStreamW@Base 5.0 nvtxNameCudaDeviceA@Base 5.0 nvtxNameCudaDeviceW@Base 5.0 nvtxNameCudaEventA@Base 5.0 nvtxNameCudaEventW@Base 5.0 nvtxNameCudaStreamA@Base 5.0 nvtxNameCudaStreamW@Base 5.0 nvtxNameOsThreadA@Base 5.0 nvtxNameOsThreadW@Base 5.0 nvtxRangeEnd@Base 5.0 nvtxRangePop@Base 5.0 nvtxRangePushA@Base 5.0 nvtxRangePushEx@Base 5.0 nvtxRangePushW@Base 5.0 nvtxRangeStartA@Base 5.0 nvtxRangeStartEx@Base 5.0 nvtxRangeStartW@Base 5.0 debian/libnppsSOVER.lintian-overrides0000664000000000000000000000034612236576240015050 0ustar no-upstream-changelog # The NVIDIA license does not allow any form of modification. hardening-no-fortify-functions hardening-no-relro [i386]: binary-file-built-without-LFS-support shlib-calls-exit [i386]: spelling-error-in-binary debian/libcufftwSOVER.lintian-overrides0000664000000000000000000000030512236576240015361 0ustar no-upstream-changelog # The NVIDIA license does not allow any form of modification. hardening-no-fortify-functions hardening-no-relro [i386]: binary-file-built-without-LFS-support shlib-calls-exit debian/nvidia-cuda-toolkit.README.Debian0000664000000000000000000000147511721044277015113 0ustar nvidia-cuda-toolkit for Debian ------------------------------ Installing the GPU Computing SDK ================================ To install the GPU Computing SDK (a collection of code examples for CUDA and OpenCL), just download and run gpucomputingsdk__linux.run from NVIDIA - it will extract into ~/NVIDIA_GPU_Computing_SDK/ by default. The following Debian packages are needed to build the examples: * freeglut3-dev * libgl1-mesa-dev * libglu1-mesa-dev * libx11-dev * libxi-dev * libxmu-dev To build the example programs, change to the directory where the SDK was installed (by default: ~/NVIDIA_GPU_Computing_SDK/) and run make For more information on the SDK, please see http://developer.nvidia.com/gpu-computing-sdk -- Andreas Beckmann Mon, 10 Oct 2011 18:52:42 +0200 debian/watch0000664000000000000000000000037012307271772010231 0ustar version=3 http://developer.nvidia.com/cuda-downloads .*/cuda_(.*)_linux_32.run http://developer.nvidia.com/cuda-downloads .*/cuda_(.*)_linux_64.run # source code for nvopencc and cuda-gdb is available here: # ftp://download.nvidia.com/CUDAOpen64/ debian/nvidia-cuda-toolkit.install0000664000000000000000000000162712236576240014444 0ustar usr/bin/bin2c usr/bin/crt/link.stub usr/lib/nvidia-cuda-toolkit/bin/crt/ usr/bin/crt/prelink.stub usr/lib/nvidia-cuda-toolkit/bin/crt/ usr/bin/cudafe usr/bin/cudafe++ usr/bin/cuda-memcheck usr/bin/cuobjdump usr/bin/fatbin usr/bin/fatbinary usr/bin/filehash usr/bin/nvdisasm usr/bin/nvlink usr/bin/ptxas usr/bin/nvcc usr/lib/nvidia-cuda-toolkit/bin/ debian/nvcc usr/bin/ debian/nvcc.profile etc/ #debian/gcc usr/lib/nvidia-cuda-toolkit/bin/ #debian/g++ usr/lib/nvidia-cuda-toolkit/bin/ usr/open64/bin/nvopencc usr/lib/nvidia-cuda-toolkit/bin/ usr/open64/lib/be usr/lib/nvidia-cuda-toolkit/lib/ usr/open64/lib/gfec usr/lib/nvidia-cuda-toolkit/lib/ usr/open64/lib/inline usr/lib/nvidia-cuda-toolkit/lib/ debian/nvopencc usr/bin/ usr/nvvm/bin/cicc usr/lib/nvidia-cuda-toolkit/bin/ usr/nvvm/include/nvvm.h usr/include/ usr/nvvm/libdevice/libdevice.compute_*.10.bc usr/lib/nvidia-cuda-toolkit/libdevice/ debian/compat0000664000000000000000000000000211601403356010365 0ustar 9 debian/libcusparseSOVER.symbols.in0000664000000000000000000001605512236576240014360 0ustar libcusparse.so.#SOVERSION# #PACKAGE# #MINVER# cusparseCaxpyi@Base 3.2 cusparseCaxpyi_v2@Base 4.1 cusparseCbsr2csr@Base 5.0 cusparseCbsrmv@Base 5.0 cusparseCbsrxmv@Base 5.0 cusparseCcsc2dense@Base 3.2 cusparseCcsc2hyb@Base 5.5 cusparseCcsr2bsr@Base 5.0 cusparseCcsr2csc@Base 3.2 cusparseCcsr2csc_v2@Base 4.1 cusparseCcsr2dense@Base 3.2 cusparseCcsr2gebsr@Base 5.5 cusparseCcsr2hyb@Base 4.1 cusparseCcsrgeam@Base 5.0 cusparseCcsrgemm@Base 5.0 cusparseCcsric0@Base 5.0 cusparseCcsrilu0@Base 5.0 cusparseCcsrmm2@Base 5.5 cusparseCcsrmm@Base 3.2 cusparseCcsrmm_v2@Base 4.1 cusparseCcsrmv@Base 3.2 cusparseCcsrmv_v2@Base 4.1 #MISSING: 4.1# cusparseCcsrsm@Base 3.2 cusparseCcsrsm_analysis@Base 4.1 cusparseCcsrsm_solve@Base 4.1 #MISSING: 4.1# cusparseCcsrsv@Base 3.2 cusparseCcsrsv_analysis@Base 4.0 cusparseCcsrsv_analysis_v2@Base 4.1 #MISSING: 4.1# cusparseCcsrsv_experimental@Base 4.0 cusparseCcsrsv_solve@Base 4.0 cusparseCcsrsv_solve_v2@Base 4.1 cusparseCdense2csc@Base 3.2 cusparseCdense2csr@Base 3.2 cusparseCdense2hyb@Base 4.1 cusparseCdotci@Base 3.2 cusparseCdoti@Base 3.2 cusparseCgebsr2csr@Base 5.5 cusparseCgebsr2gebsc@Base 5.5 cusparseCgebsr2gebsr@Base 5.5 cusparseCgthr@Base 3.2 cusparseCgthrz@Base 3.2 cusparseCgtsv@Base 4.1 cusparseCgtsvStridedBatch@Base 4.1 cusparseCgtsv_nopivot@Base 5.5 cusparseChyb2csc@Base 4.1 cusparseChyb2csr@Base 5.0 cusparseChyb2dense@Base 4.1 cusparseChybmv@Base 4.1 cusparseChybsv_analysis@Base 4.1 cusparseChybsv_solve@Base 4.1 cusparseCnnz@Base 3.2 cusparseCreate@Base 3.2 cusparseCreateHybMat@Base 4.1 cusparseCreateMatDescr@Base 3.2 cusparseCreateSolveAnalysisInfo@Base 4.0 cusparseCsctr@Base 3.2 cusparseDaxpyi@Base 3.2 cusparseDaxpyi_v2@Base 4.1 cusparseDbsr2csr@Base 5.0 cusparseDbsrmv@Base 5.0 cusparseDbsrxmv@Base 5.0 cusparseDcsc2dense@Base 3.2 cusparseDcsc2hyb@Base 5.5 cusparseDcsr2bsr@Base 5.0 cusparseDcsr2csc@Base 3.2 cusparseDcsr2csc_v2@Base 4.1 cusparseDcsr2dense@Base 3.2 cusparseDcsr2gebsr@Base 5.5 cusparseDcsr2hyb@Base 4.1 cusparseDcsrgeam@Base 5.0 cusparseDcsrgemm@Base 5.0 cusparseDcsric0@Base 5.0 cusparseDcsrilu0@Base 5.0 cusparseDcsrmm2@Base 5.5 cusparseDcsrmm@Base 3.2 cusparseDcsrmm_v2@Base 4.1 cusparseDcsrmv@Base 3.2 cusparseDcsrmv_v2@Base 4.1 #MISSING: 4.1# cusparseDcsrsm@Base 3.2 cusparseDcsrsm_analysis@Base 4.1 cusparseDcsrsm_solve@Base 4.1 #MISSING: 4.1# cusparseDcsrsv@Base 3.2 cusparseDcsrsv_analysis@Base 4.0 cusparseDcsrsv_analysis_v2@Base 4.1 #MISSING: 4.1# cusparseDcsrsv_experimental@Base 4.0 cusparseDcsrsv_solve@Base 4.0 cusparseDcsrsv_solve_v2@Base 4.1 cusparseDdense2csc@Base 3.2 cusparseDdense2csr@Base 3.2 cusparseDdense2hyb@Base 4.1 cusparseDdoti@Base 3.2 cusparseDestroy@Base 3.2 cusparseDestroyHybMat@Base 4.1 cusparseDestroyMatDescr@Base 3.2 cusparseDestroySolveAnalysisInfo@Base 4.0 cusparseDgebsr2csr@Base 5.5 cusparseDgebsr2gebsc@Base 5.5 cusparseDgebsr2gebsr@Base 5.5 cusparseDgthr@Base 3.2 cusparseDgthrz@Base 3.2 cusparseDgtsv@Base 4.1 cusparseDgtsvStridedBatch@Base 4.1 cusparseDgtsv_nopivot@Base 5.5 cusparseDhyb2csc@Base 4.1 cusparseDhyb2csr@Base 5.0 cusparseDhyb2dense@Base 4.1 cusparseDhybmv@Base 4.1 cusparseDhybsv_analysis@Base 4.1 cusparseDhybsv_solve@Base 4.1 cusparseDnnz@Base 3.2 cusparseDroti@Base 3.2 cusparseDroti_v2@Base 4.1 cusparseDsctr@Base 3.2 cusparseGetCooNnzHybMat@Base 5.5 cusparseGetEllWidthHybMat@Base 5.5 cusparseGetLevelInfo@Base 5.5 cusparseGetMatDiagType@Base 3.2 cusparseGetMatFillMode@Base 3.2 cusparseGetMatIndexBase@Base 3.2 cusparseGetMatType@Base 3.2 cusparseGetPointerMode@Base 4.1 cusparseGetVersion@Base 3.2 cusparseSaxpyi@Base 3.2 cusparseSaxpyi_v2@Base 4.1 cusparseSbsr2csr@Base 5.0 cusparseSbsrmv@Base 5.0 cusparseSbsrxmv@Base 5.0 cusparseScsc2dense@Base 3.2 cusparseScsc2hyb@Base 5.5 cusparseScsr2bsr@Base 5.0 cusparseScsr2csc@Base 3.2 cusparseScsr2csc_v2@Base 4.1 cusparseScsr2dense@Base 3.2 cusparseScsr2gebsr@Base 5.5 cusparseScsr2hyb@Base 4.1 cusparseScsrgeam@Base 5.0 cusparseScsrgemm@Base 5.0 cusparseScsric0@Base 5.0 cusparseScsrilu0@Base 5.0 cusparseScsrmm2@Base 5.5 cusparseScsrmm@Base 3.2 cusparseScsrmm_v2@Base 4.1 cusparseScsrmv@Base 3.2 cusparseScsrmv_v2@Base 4.1 #MISSING: 4.1# cusparseScsrsm@Base 3.2 cusparseScsrsm_analysis@Base 4.1 cusparseScsrsm_solve@Base 4.1 #MISSING: 4.1# cusparseScsrsv@Base 3.2 cusparseScsrsv_analysis@Base 4.0 cusparseScsrsv_analysis_v2@Base 4.1 #MISSING: 4.1# cusparseScsrsv_experimental@Base 4.0 cusparseScsrsv_solve@Base 4.0 cusparseScsrsv_solve_v2@Base 4.1 cusparseSdense2csc@Base 3.2 cusparseSdense2csr@Base 3.2 cusparseSdense2hyb@Base 4.1 cusparseSdoti@Base 3.2 cusparseSetKernelStream@Base 3.2 cusparseSetMatDiagType@Base 3.2 cusparseSetMatFillMode@Base 3.2 cusparseSetMatFullPrecision@Base 5.0 cusparseSetMatIndexBase@Base 3.2 cusparseSetMatType@Base 3.2 cusparseSetPointerMode@Base 4.1 cusparseSetStream@Base 4.1 cusparseSgebsr2csr@Base 5.5 cusparseSgebsr2gebsc@Base 5.5 cusparseSgebsr2gebsr@Base 5.5 cusparseSgthr@Base 3.2 cusparseSgthrz@Base 3.2 cusparseSgtsv@Base 4.1 cusparseSgtsvStridedBatch@Base 4.1 cusparseSgtsv_nopivot@Base 5.5 cusparseShyb2csc@Base 4.1 cusparseShyb2csr@Base 5.0 cusparseShyb2dense@Base 4.1 cusparseShybmv@Base 4.1 cusparseShybsv_analysis@Base 4.1 cusparseShybsv_solve@Base 4.1 cusparseSnnz@Base 3.2 cusparseSroti@Base 3.2 cusparseSroti_v2@Base 4.1 cusparseSsctr@Base 3.2 cusparseXcoo2csr@Base 3.2 cusparseXcsr2bsrNnz@Base 5.0 cusparseXcsr2coo@Base 3.2 cusparseXcsr2gebsrNnz@Base 5.5 cusparseXcsrgeamNnz@Base 5.0 cusparseXcsrgemmNnz@Base 5.0 cusparseXgebsr2csr@Base 5.5 cusparseXgebsr2gebsrNnz@Base 5.5 cusparseZaxpyi@Base 3.2 cusparseZaxpyi_v2@Base 4.1 cusparseZbsr2csr@Base 5.0 cusparseZbsrmv@Base 5.0 cusparseZbsrxmv@Base 5.0 cusparseZcsc2dense@Base 3.2 cusparseZcsc2hyb@Base 5.5 cusparseZcsr2bsr@Base 5.0 cusparseZcsr2csc@Base 3.2 cusparseZcsr2csc_v2@Base 4.1 cusparseZcsr2dense@Base 3.2 cusparseZcsr2gebsr@Base 5.5 cusparseZcsr2hyb@Base 4.1 cusparseZcsrgeam@Base 5.0 cusparseZcsrgemm@Base 5.0 cusparseZcsric0@Base 5.0 cusparseZcsrilu0@Base 5.0 cusparseZcsrmm2@Base 5.5 cusparseZcsrmm@Base 3.2 cusparseZcsrmm_v2@Base 4.1 cusparseZcsrmv@Base 3.2 cusparseZcsrmv_v2@Base 4.1 #MISSING: 4.1# cusparseZcsrsm@Base 3.2 cusparseZcsrsm_analysis@Base 4.1 cusparseZcsrsm_solve@Base 4.1 #MISSING: 4.1# cusparseZcsrsv@Base 3.2 cusparseZcsrsv_analysis@Base 4.0 cusparseZcsrsv_analysis_v2@Base 4.1 #MISSING: 4.1# cusparseZcsrsv_experimental@Base 4.0 cusparseZcsrsv_solve@Base 4.0 cusparseZcsrsv_solve_v2@Base 4.1 cusparseZdense2csc@Base 3.2 cusparseZdense2csr@Base 3.2 cusparseZdense2hyb@Base 4.1 cusparseZdotci@Base 3.2 cusparseZdoti@Base 3.2 cusparseZgebsr2csr@Base 5.5 cusparseZgebsr2gebsc@Base 5.5 cusparseZgebsr2gebsr@Base 5.5 cusparseZgthr@Base 3.2 cusparseZgthrz@Base 3.2 cusparseZgtsv@Base 4.1 cusparseZgtsvStridedBatch@Base 4.1 cusparseZgtsv_nopivot@Base 5.5 cusparseZhyb2csc@Base 4.1 cusparseZhyb2csr@Base 5.0 cusparseZhyb2dense@Base 4.1 cusparseZhybmv@Base 4.1 cusparseZhybsv_analysis@Base 4.1 cusparseZhybsv_solve@Base 4.1 cusparseZnnz@Base 3.2 cusparseZsctr@Base 3.2 debian/libcurandSOVER.lintian-overrides0000664000000000000000000000034612236576240015344 0ustar no-upstream-changelog # The NVIDIA license does not allow any form of modification. hardening-no-fortify-functions hardening-no-relro [i386]: binary-file-built-without-LFS-support shlib-calls-exit [i386]: spelling-error-in-binary debian/libcupti-doc.examples0000664000000000000000000000004511721044277013312 0ustar debian/tmp/usr/extras/CUPTI/sample/* debian/libcusparseSOVER.install.in0000664000000000000000000000004312230555533014320 0ustar usr/lib/libcusparse.so.* #LIBDIR#/ debian/copyright0000664000000000000000000024223112236576240011136 0ustar Format: http://www.debian.org/doc/packaging-manuals/copyright-format/1.0/ Upstream-Name: NVIDIA CUDA Toolkit Upstream-Contact: NVIDIA Corporation Source: http://developer.nvidia.com/object/cuda_download.html ftp://download.nvidia.com/CUDAOpen64/ Disclaimer: This package is not part of the GNU/Linux Debian distribution. It is provided in the non-free archive area as a convenience to Debian users. The contents of this package cannot be distributed as part of the Debian distribution because the NVIDIA Software License covering it is not a free software license. No modifications of the included binaries are permitted, and the binaries are not distributed with source code. Files: * Copyright: (C) 1993-2010 NVIDIA Corporation. All rights reserved. License: other-NVIDIA-CUDA-TOOLKIT-5.5 End User License Agreement -------------------------- . . Preface ------- . The following contains specific license terms and conditions for four separate products included in this installer. By accepting this agreement, you agree to comply with all the terms and conditions applicable to each product as specified herein. . . NVIDIA CUDA Toolkit . . Description . The NVIDIA CUDA Toolkit provides command-line and graphical tools for building, debugging and optimizing the performance of applications accelerated by NVIDIA GPUs, runtime and math libraries, and documentation including programming guides, user manuals, and API references. The NVIDIA CUDA Toolkit License Agreement is available in Chapter 1. . . Default Install Location of CUDA Toolkit . Windows platform: . %ProgramFiles%\NVIDIA GPU Computing Toolkit\CUDA\v#.# . Linux platform: . /usr/local/cuda-#.# . Mac platform: . /Developer/NVIDIA/CUDA-#.# . . NVIDIA CUDA Samples . . Description . This package includes over 100+ CUDA examples that demonstrate various CUDA programming principles, and efficient CUDA implementation of algorithms in specific application domains. The NVIDIA CUDA Samples License Agreement is available in Chapter 2. . . Default Install Location of CUDA Samples . Windows platform: . %ProgramData%\NVIDIA Corporation\CUDA Samples\v#.# . Linux platform: . /usr/local/cuda-#.#/samples . and . $HOME/NVIDIA_CUDA-#.#_Samples . Mac platform: . /Developer/NVIDIA/CUDA-#.#/samples . . NVIDIA Driver . . Description . This package contains the operating system driver and fundamental system software components for NVIDIA GPUs. The NVIDIA Driver License is available in Chapter 3. . . NVIDIA Nsight Visual Studio Edition (Windows only) . . Description . NVIDIA Nsight Development Platform, Visual Studio Edition is a development environment integrated into Microsoft Visual Studio that provides tools for debugging, profiling, analyzing and optimizing your GPU computing and graphics applications. The NVIDIA Nsight Visual Studio Edition License Agreement is available in Chapter 4. . . Default Install Location of Nsight Visual Studio Edition . Windows platform: . %ProgramFiles%\NVIDIA Corporation\Nsight Visual Studio Edition #.# . . NVIDIA CUDA General Terms . . Description . General terms that apply to all of the software components are available in Chapter 5. . . 1. NVIDIA CUDA Toolkit License Agreement ---------------------------------------- . . Important Notice ---------------- . READ CAREFULLY: This Software License Agreement ("Agreement") for NVIDIA CUDA Toolkit, including computer software and associated documentation ("Software"), is the Agreement which governs use of the SOFTWARE of NVIDIA Corporation and its subsidiaries ("NVIDIA") downloadable herefrom. By downloading, installing, copying, or otherwise using the SOFTWARE, You (as defined below) agree to be bound by the terms of this Agreement. If You do not agree to the terms of this Agreement, do not download the SOFTWARE. . . Recitals -------- . Use of NVIDIA's SOFTWARE requires three elements: the SOFTWARE, an NVIDIA GPU or application processor ("NVIDIA Hardware"), and a computer system. The SOFTWARE is protected by copyright laws and international copyright treaties, as well as other intellectual property laws and treaties. The SOFTWARE is not sold, and instead is only licensed for Your use, strictly in accordance with this Agreement. The NVIDIA Hardware is protected by various patents, and is sold, but this Agreement does not cover the sale or use of such hardware, since it may not necessarily be sold as a package with the SOFTWARE. This Agreement sets forth the terms and conditions of the SOFTWARE only. . . 1.1. Definitions . . 1.1.1. Licensee . "You", or "Your" shall mean the entity or individual that downloads and uses the SOFTWARE. . . 1.1.2. Redistributable Software . "Redistributable Software" shall mean the redistributable libraries referenced in Attachment A of this Agreement. . . 1.1.3. Software . "SOFTWARE" shall mean the deliverables provided pursuant to this Agreement. . . 1.2. Grant of License . . 1.2.1. Rights and Limitations of Grant . Provided that Licensee complies with the terms of this Agreement, NVIDIA hereby grants Licensee the following limited, non-exclusive, non-transferable, non-sublicensable (except as expressly permitted otherwise for Redistributable Software in Section 1.2.1.1 and Section 1.2.1.3 of this Agreement) right to use the SOFTWARE, with the following limitations: . . 1.2.1.1. Redistribution Rights . Licensee may transfer, redistribute, and sublicense certain files of the Redistributable SOFTWARE, as defined in Attachment A of this Agreement, provided, however, that (a) the Redistributable SOFTWARE shall be distributed solely in binary form to Licensee's licensees ("Customers") only as a component of Licensee's own software products (each, a "Licensee Application"); (b) Licensee shall design the Licensee Application such that the Redistributable SOFTWARE files are installed only in a private (non-shared) directory location that is used only by the Licensee Application; (c) Licensee shall obtain each Customer's written or clickwrap agreement to the license terms under a written, legally enforceable agreement that has the effect of protecting the SOFTWARE and the rights of NVIDIA under terms no less restrictive than this Agreement. . . 1.2.1.2. Usage Rights . Licensee may install and use multiple copies of the SOFTWARE on a shared computer or concurrently on different computers, and make multiple back-up copies of the SOFTWARE, solely for Licensee's use within Licensee's Enterprise. "Enterprise" shall mean individual use by Licensee or any legal entity (such as a corporation or university) and the subsidiaries it owns by more than 50 percent. . . 1.2.1.3. Further Redistribution Rights . Subject to the terms and conditions of the Agreement, Licensee may authorize Customers to further redistribute the Redistributable SOFTWARE that such Customers receive as part of the Licensee Application, solely in binary form, provided, however, that Licensee shall require in their standard software license agreements with Customers that all such redistributions must be made pursuant to a license agreement that has the effect of protecting the SOFTWARE and the rights of NVIDIA whose terms and conditions are at least as restrictive as those in the applicable Licensee software license agreement covering the Licensee Application. For avoidance of doubt, termination of this Agreement shall not affect rights previously granted by Licensee to its Customers under this Agreement to the extent validly granted to Customers under Section 1.2.1.1. . . 1.2.1.4. Linux/FreeBSD Exception . Notwithstanding the foregoing terms of Section 1.2.1.2, Section 1.2.1.1 and Section 1.2.1.3, SOFTWARE designed exclusively for use on the Linux or FreeBSD operating systems, or other operating systems derived from the source code to these operating systems, may be copied and redistributed, provided that the binary files thereof are not modified in any way (except for unzipping of compressed files). . . 1.2.1.5. Additional Licensing Obligations . Licensee acknowledges and agrees that its use of certain third party components included with the SOFTWARE may be subject to additional licensing terms and conditions as set forth or referenced in Attachment B of this Agreement. . . 1.2.1.6. Limitations . No Reverse Engineering . Licensee may not reverse engineer, decompile, or disassemble the SOFTWARE, nor attempt in any other manner to obtain the source code. . No Separation of Components . The SOFTWARE is licensed as a single product. Except as authorized in this Agreement, Software component parts of the Software may not be separated for use on more than one computer, nor otherwise used separately from the other parts. . No Rental . Licensee may not rent or lease the SOFTWARE to someone else. . . 1.3. Term and Termination . This Agreement will continue in effect for two (2) years ("Initial Term") after Your initial download and use of the SOFTWARE, subject to the exclusive right of NVIDIA to terminate as provided herein. The term of this Agreement will automatically renew for successive one (1) year renewal terms after the Initial Term, unless either party provides to the other party at least three (3) months prior written notice of termination before the end of the applicable renewal term. . This Agreement will automatically terminate if Licensee fails to comply with any of the terms and conditions hereof. In such event, Licensee must destroy all copies of the SOFTWARE and all of its component parts. . . Defensive Suspension . If Licensee commences or participates in any legal proceeding against NVIDIA, then NVIDIA may, in its sole discretion, suspend or terminate all license grants and any other rights provided under this Agreement during the pendency of such legal proceedings. . . 1.4. Copyright . All rights, title, interest and copyrights in and to the SOFTWARE (including but not limited to all images, photographs, animations, video, audio, music, text, and other information incorporated into the SOFTWARE), the accompanying printed materials, and any copies of the SOFTWARE, are owned by NVIDIA, or its suppliers. The SOFTWARE is protected by copyright laws and international treaty provisions. Accordingly, Licensee is required to treat the SOFTWARE like any other copyrighted material, except as otherwise allowed pursuant to this Agreement and that it may make one copy of the SOFTWARE solely for backup or archive purposes. . RESTRICTED RIGHTS NOTICE. Software has been developed entirely at private expense and is commercial computer software provided with RESTRICTED RIGHTS. Use, duplication or disclosure by the U.S. Government or a U.S. Government subcontractor is subject to the restrictions set forth in the Agreement under which Software was obtained pursuant to DFARS 227.7202-3(a) or as set forth in subparagraphs (c)(1) and (2) of the Commercial Computer Software - Restricted Rights clause at FAR 52.227-19, as applicable. Contractor/manufacturer is NVIDIA, 2701 San Tomas Expressway, Santa Clara, CA 95050. . . 1.5. Applicable Law . This Agreement shall be deemed to have been made in, and shall be construed pursuant to, the laws of the State of Delaware. The United Nations Convention on Contracts for the International Sale of Goods is specifically disclaimed. The courts of Santa Clara County, California shall have exclusive jurisdiction and venue over any dispute arising out of or relating to this Agreement. . . 1.6. Disclaimer of Warranties and Limitations on Liability . . 1.6.1. No Warranties . TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, THE SOFTWARE IS PROVIDED "AS IS" AND NVIDIA AND ITS SUPPLIERS DISCLAIM ALL WARRANTIES, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT. . . 1.6.2. No Liability for Consequential Damages . TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, IN NO EVENT SHALL NVIDIA OR ITS SUPPLIERS BE LIABLE FOR ANY SPECIAL, INCIDENTAL, INDIRECT, OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF BUSINESS PROFITS, BUSINESS INTERRUPTION, LOSS OF BUSINESS INFORMATION, OR ANY OTHER PECUNIARY LOSS) ARISING OUT OF THE USE OF OR INABILITY TO USE THE SOFTWARE, EVEN IF NVIDIA HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. . . 1.6.3. No Support . NVIDIA has no obligation to support or to provide any updates of the Software. . . 1.7. Miscellaneous . . 1.7.1. Feedback . Notwithstanding any Non-Disclosure Agreement executed by and between the parties, the parties agree that in the event Licensee or NVIDIA provides Feedback (as defined below) to the other party on how to design, implement, or improve the SOFTWARE or Licensee's product(s) for use with the SOFTWARE, the following terms and conditions apply the Feedback: . . 1.7.1.1. Exchange of Feedback . Both parties agree that neither party has an obligation to give the other party any suggestions, comments or other feedback, whether verbally or in written or source code form, relating to (i) the SOFTWARE; (ii) Licensee's products; (iii) Licensee's use of the SOFTWARE; or (iv) optimization/interoperability of Licensee's product with the SOFTWARE (collectively defined as "Feedback"). In the event either party provides Feedback to the other party, the party receiving the Feedback may use any Feedback that the other party voluntarily provides to improve the (i) SOFTWARE or other related NVIDIA technologies, respectively for the benefit of NVIDIA; or (ii) Licensee's product or other related Licensee technologies, respectively for the benefit of Licensee. Accordingly, if either party provides Feedback to the other party, both parties agree that the other party and its respective licensees may freely use, reproduce, license, distribute, and otherwise commercialize the Feedback in the (i) SOFTWARE or other related technologies; or (ii) Licensee's products or other related technologies, respectively, without the payment of any royalties or fees. . . 1.7.1.2. Residual Rights . Licensee agrees that NVIDIA shall be free to use any general knowledge, skills and experience, (including, but not limited to, ideas, concepts, know-how, or techniques) ("Residuals"), contained in the (i) Feedback provided by Licensee to NVIDIA; (ii) Licensee's products shared or disclosed to NVIDIA in connection with the Feedback; or (c) Licensee's confidential information voluntarily provided to NVIDIA in connection with the Feedback, which are retained in the memories of NVIDIA's employees, agents, or contractors who have had access to such Residuals. Subject to the terms and conditions of this Agreement, NVIDIA's employees, agents, or contractors shall not be prevented from using Residuals as part of such employee's, agent's or contractor's general knowledge, skills, experience, talent, and/or expertise. NVIDIA shall not have any obligation to limit or restrict the assignment of such employees, agents or contractors or to pay royalties for any work resulting from the use of Residuals. . . 1.7.1.3. Disclaimer of Warranty . FEEDBACK FROM EITHER PARTY IS PROVIDED FOR THE OTHER PARTY'S USE "AS IS" AND BOTH PARTIES DISCLAIM ALL WARRANTIES, EXPRESS, IMPLIED AND STATUTORY INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT. BOTH PARTIES DO NOT REPRESENT OR WARRANT THAT THE FEEDBACK WILL MEET THE OTHER PARTY'S REQUIREMENTS OR THAT THE OPERATION OR IMPLEMENTATION OF THE FEEDBACK WILL BE UNINTERRUPTED OR ERROR-FREE. . . 1.7.1.4. No Liability for Consequential Damages . TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, IN NO EVENT SHALL EITHER PARTY OR ITS SUPPLIERS BE LIABLE FOR ANY SPECIAL, INCIDENTAL, INDIRECT, OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF BUSINESS PROFITS, BUSINESS INTERRUPTION, LOSS OF BUSINESS INFORMATION, OR ANY OTHER PECUNIARY LOSS) ARISING OUT OF THE USE OF OR INABILITY TO USE THE FEEDBACK, EVEN IF THE OTHER PARTY HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. . . 1.7.2. Freedom of Action . Licensee agrees that this Agreement is nonexclusive and NVIDIA may currently or in the future be developing software, other technology or confidential information internally, or receiving confidential information from other parties that maybe similar to the Feedback and Licensee's confidential information (as provided in Section 1.7.1.2 above), which may be provided to NVIDIA in connection with Feedback by Licensee. Accordingly, Licensee agrees that nothing in this Agreement will be construed as a representation or inference that NVIDIA will not develop, design, manufacture, acquire, market products, or have products developed, designed, manufactured, acquired, or marketed for NVIDIA, that compete with the Licensee's products or confidential information. . . 1.7.3. No Implied Licenses . Under no circumstances should anything in this Agreement be construed as NVIDIA granting by implication, estoppel or otherwise, (i) a license to any NVIDIA product or technology other than the SOFTWARE; or (ii) any additional license rights for the SOFTWARE other than the licenses expressly granted in this Agreement. . . 1.7.4. . If any provision of this Agreement is inconsistent with, or cannot be fully enforced under, the law, such provision will be construed as limited to the extent necessary to be consistent with and fully enforceable under the law. This Agreement is the final, complete and exclusive agreement between the parties relating to the subject matter hereof, and supersedes all prior or contemporaneous understandings and agreements relating to such subject matter, whether oral or written. This Agreement may only be modified in writing signed by an authorized officer of NVIDIA. Licensee agrees that it will not ship, transfer or export the SOFTWARE into any country, or use the SOFTWARE in any manner, prohibited by the United States Bureau of Industry and Security or any export laws, restrictions or regulations. . . 1.7.5. . The parties agree that the following sections of the Agreement will survive the termination of the License: Section 1.2.1.4, Section 1.4, Section 1.5, Section 1.6, and Section 1.7. . . 1.8. Attachment A . . Redistributable Software . In connection with Section 1.2.1.1 of this Agreement, the following files may be redistributed with software applications developed by Licensee, including certain variations of these files that have version number or architecture specific information embedded in the file name - as an example only, for release version 5.5 of the 64-bit Windows software, the file cudart64_55.dll is redistributable. . Component : CUDA Runtime Windows : cudart.dll, cudart_static.lib MacOS : libcudart.dylib, libcudart_static.a Linux : libcudart.so, libcudart_static.a . Component : CUDA FFT Library Windows : cufft.dll MacOS : libcufft.dylib Linux : libcufft.so . Component : CUDA BLAS Library Windows : cublas.dll MacOS : libcublas.dylib Linux : libcublas.so . Component : CUDA Sparse Matrix Library Windows : cusparse.dll MacOs : libcusparse.dylib Linux : libcusparse.so . Component : CUDA Random Number Generation Library Windows : curand.dll MacOs : libcurand.dylib Linux : libcurand.so . Component : NVIDIA Performance Primitives Library Windows : nppc.dll, nppi.dll, npps.dll MacOs : libnppc.dylib, libnppi.dylib, libnpps.dylib Linux : libnppc.so, libnppi.so, libnpps.so . Component : NVIDIA Optimizing Compiler Library Windows : nvvm.dll MacOs : libnvvm.so Linux : libnvvm.dylib . Component : NVIDIA Common Device Math Functions Library Windows : libdevice.compute_20.bc, libdevice.compute_30.bc, libdevice.compute_35.bc MacOs : libdevice.compute_20.bc, libdevice.compute_30.bc, libdevice.compute_35.bc Linux : libdevice.compute_20.bc, libdevice.compute_30.bc, libdevice.compute_35.bc . Component : NVIDIA Internal Library MacOs : libtlshook.dylib . . . 1.9. Attachment B . . Additional Licensing Obligations . The following third party components included in the SOFTWARE are licensed to Licensee pursuant to the following terms and conditions: . 1. Licensee's use of the following third party components is subject to the terms and conditions of GNU GPL v2.0: . a. gdb . b. Open64 . This product includes copyrighted third-party software licensed under the terms of the GNU General Public License v2.0 ("GPL v2.0). All third-party software packages are copyright by their respective authors. GPL v2.0 terms and conditions are hereby incorporated into the Agreement by this reference. http://www.gnu.org/licenses/old-licenses/gpl-2.0.txt . 2. Licensee's use of the following third party components is subject to the terms and conditions of GNU GPL v3.0: . a. gcc front-end v2.2 . This product includes copyrighted third-party software licensed under the terms of the GNU General Public License v2.0 ("GPL v2.0). All third-party software packages are copyright by their respective authors. GPL v2.0 terms and conditions are hereby incorporated into the Agreement by this reference. . http://www.gnu.org/licenses/gpl.html . 3. Licensee represents and warrants that any and all third party licensing and/or royalty payment obligations in connection with Licensee's use of the H.264 video codecs are solely the responsibility of Licensee. . 4. Licensee's use of the Thrust library is subject to the terms and conditions of the Apache License Version 2.0. All third-party software packages are copyright by their respective authors. Apache License Version 2.0 terms and conditions are hereby incorporated into the Agreement by this reference. http://www.apache.org/licenses/LICENSE-2.0.html . In addition, Licensee acknowledges the following notice: . Thrust includes source code from the Boost Iterator, Tuple, System, and Random Number libraries. . Boost Software License - Version 1.0 - August 17th, 2003 . . . . . Permission is hereby granted, free of charge, to any person or organization obtaining a copy of the software and accompanying documentation covered by this license (the "Software") to use, reproduce, display, distribute, execute, and transmit the Software, and to prepare derivative works of the Software, and to permit third-parties to whom the Software is furnished to do so, all subject to the following: . The copyright notices in the Software and this entire statement, including the above license grant, this restriction and the following disclaimer, must be included in all copies of the Software, in whole or in part, and all derivative works of the Software, unless such copies or derivative works are solely in the form of machine-executable object code generated by a source language processor. . THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. . 5. Licensee's use of the LLVM third party component is subject to the following terms and conditions: . ====================================================== LLVM Release License ====================================================== University of Illinois/NCSA Open Source License . Copyright (c) 2003-2010 University of Illinois at Urbana-Champaign. All rights reserved. . Developed by: . LLVM Team . University of Illinois at Urbana-Champaign . http://llvm.org . Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal with the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions: . * Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimers. . * Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimers in the documentation and/or other materials provided with the distribution. . * Neither the names of the LLVM Team, University of Illinois at Urbana- Champaign, nor the names of its contributors may be used to endorse or promote products derived from this Software without specific prior written permission. . THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE CONTRIBUTORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS WITH THE SOFTWARE. . 6. Licensee's use of the PCRE third party component is subject to the following terms and conditions: . ------------ PCRE LICENCE ------------ PCRE is a library of functions to support regular expressions whose syntax and semantics are as close as possible to those of the Perl 5 language. Release 8 of PCRE is distributed under the terms of the "BSD" licence, as specified below. The documentation for PCRE, supplied in the "doc" directory, is distributed under the same terms as the software itself. The basic library functions are written in C and are freestanding. Also included in the distribution is a set of C++ wrapper functions, and a just- in-time compiler that can be used to optimize pattern matching. These are both optional features that can be omitted when the library is built. . THE BASIC LIBRARY FUNCTIONS --------------------------- Written by: Philip Hazel Email local part: ph10 Email domain: cam.ac.uk University of Cambridge Computing Service, Cambridge, England. Copyright (c) 1997-2012 University of Cambridge All rights reserved. . PCRE JUST-IN-TIME COMPILATION SUPPORT ------------------------------------- Written by: Zoltan Herczeg Email local part: hzmester Emain domain: freemail.hu Copyright(c) 2010-2012 Zoltan Herczeg All rights reserved. . STACK-LESS JUST-IN-TIME COMPILER -------------------------------- Written by: Zoltan Herczeg Email local part: hzmester Emain domain: freemail.hu Copyright(c) 2009-2012 Zoltan Herczeg All rights reserved. . THE C++ WRAPPER FUNCTIONS ------------------------- Contributed by: Google Inc. Copyright (c) 2007-2012, Google Inc. All rights reserved. . THE "BSD" LICENCE ----------------- Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met: . * Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. . * Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. . * Neither the name of the University of Cambridge nor the name of Google Inc. nor the names of their contributors may be used to endorse or promote products derived from this software without specific prior written permission. . THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. . 7. Some of the CUBLAS library routines were written by or derived from code written by Vasily Volkov and are subject to the Modified Berkeley Software Distribution License as follows: . Copyright (c) 2007-2009, Regents of the University of California . All rights reserved. . Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met: * Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. * Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. * Neither the name of the University of California, Berkeley nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission. . THIS SOFTWARE IS PROVIDED BY THE AUTHOR "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. . 8. Some of the CUBLAS library routines were written by or derived from code written by Davide Barbieri and are subject to the Modified Berkeley Software Distribution License as follows: . Copyright (c) 2008-2009 Davide Barbieri @ University of Rome Tor Vergata. . All rights reserved. . Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met: * Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. * Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. * The name of the author may not be used to endorse or promote products derived from this software without specific prior written permission. . THIS SOFTWARE IS PROVIDED BY THE AUTHOR "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. . 9. Some of the CUBLAS library routines were derived from code developed by the University of Tennessee and are subject to the Modified Berkeley Software Distribution License as follows: . Copyright (c) 2010 The University of Tennessee. . All rights reserved. . Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met: * Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. * Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer listed in this license in the documentation and/or other materials provided with the distribution. * Neither the name of the copyright holders nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission. . THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. . 10. Some of the CUBLAS library routines were written by or derived from code written by Jonathan Hogg and are subject to the Modified Berkeley Software Distribution License as follows: . Copyright (c) 2012, The Science and Technology Facilities Council (STFC). . All rights reserved. . Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met: * Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. * Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. * Neither the name of the STFC nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission. . THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE STFC BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. . 11. Some of the CUSPARSE library routines were written by or derived from code written by Li-Wen Chang and are subject to the NCSA Open Source License as follows: . Copyright (c) 2012, University of Illinois. . All rights reserved. . Developed by: IMPACT Group, University of Illinois, http://impact.crhc.illinois.edu . Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal with the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions: * Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. * Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimers in the documentation and/or other materials provided with the distribution. * Neither the names of IMPACT Group, University of Illinois, nor the names of its contributors may be used to endorse or promote products derived from this Software without specific prior written permission. . THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE CONTRIBUTORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS WITH THE SOFTWARE. . 12. Some of the CURAND library routines were written by or derived from code written by Mutsuo Saito and Makoto Matsumoto and are subject to the following license: . Copyright (c) 2009, 2010 Mutsuo Saito, Makoto Matsumoto and Hiroshima University. All rights reserved. . Copyright (c) 2011 Mutsuo Saito, Makoto Matsumoto, Hiroshima University and University of Tokyo. All rights reserved. . Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met: * Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. * Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. * Neither the name of the Hiroshima University nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission. . THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. . 13. Some of the CURAND library routines were derived from code developed by D. E. Shaw Research and are subject to the following license: . Copyright 2010-2011, D. E. Shaw Research. . All rights reserved. . Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met: * Redistributions of source code must retain the above copyright notice, this list of conditions, and the following disclaimer. * Redistributions in binary form must reproduce the above copyright notice, this list of conditions, and the following disclaimer in the documentation and/or other materials provided with the distribution. * Neither the name of D. E. Shaw Research nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission. . THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. . . 2. NVIDIA Corporation CUDA Samples End User License Agreement ------------------------------------------------------------- . BY DOWNLOADING THE SOFTWARE AND OTHER AVAILABLE MATERIALS, YOU ("DEVELOPER" or "LICENSEE") AGREE TO BE BOUND BY THE FOLLOWING TERMS AND CONDITIONS OF THIS AGREEMENT. IF DEVELOPER DOES NOT AGREE TO THE TERMS AND CONDITIONS OF THIS AGREEMENT, THEN DO NOT DOWNLOAD THE SOFTWARE AND MATERIALS. . The materials available for download to Developers may include software in both sample source ("Source Code") and object code ("Object Code") versions, documentation ("Documentation"), certain art work ("Art Assets") and other materials (collectively, these materials referred to herein as "Materials"). Except as expressly indicated herein, all terms and conditions of this Agreement apply to all of the Materials. . Except as expressly set forth herein, NVIDIA owns all of the Materials and makes them available to Developer only under the terms and conditions set forth in this Agreement. . . 2.1. License . Subject to the terms of this Agreement, NVIDIA hereby grants to Developer a royalty-free, non-exclusive license to possess and to use the Materials. Developer may install and use multiple copies of the Materials on a shared computer or concurrently on different computers, and make multiple back-up copies of the Materials, solely for Licensee's use within Licensee's Enterprise. "Enterprise" shall mean individual use by Licensee or any legal entity (such as a corporation or university) and the subsidiaries it owns by more than 50 percent. . The following terms apply to the specified type of Material. . . 2.1.1. Source Code . Developer shall have the right to modify and create derivative works with the Source Code. Developer shall own any derivative works ("Derivatives") it creates to the Source Code, provided that Developer uses the Materials in accordance with the terms and conditions of this Agreement. Developer may distribute the Derivatives, provided that all NVIDIA copyright notices and trademarks are propagated and used properly and the Derivatives include the following statement: "This software contains source code provided by NVIDIA Corporation." . . 2.1.2. Object Code . Developer agrees not to disassemble, decompile or reverse engineer the Object Code versions of any of the Materials. Developer acknowledges that certain of the Materials provided in Object Code version may contain third party components that may be subject to restrictions, and expressly agrees not to attempt to modify or distribute such Materials without first receiving consent from NVIDIA. . . 2.1.3. Art Assets . Developer shall have the right to modify and create Derivatives of the Art Assets, but may not distribute any of the Art Assets or Derivatives created therefrom without NVIDIA's prior written consent. . . 2.1.4. No Other License . No rights or licenses with respect to any proprietary information or patent, copyright, trade secret or other intellectual property right owned or controlled by NVIDIA are granted by NVIDIA to Developer under this Agreement, expressly or by implication, except as expressly provided in this Agreement. Licensee represents and warrants that any and all third party licensing and/or royalty payment obligations in connection with Licensee's use of the H.264 video codecs are solely the responsibility of Licensee. . . 2.1.5. Intellectual Property Ownership . All rights, title, interest and copyrights in and to the Materials (including but not limited to all images, photographs, animations, video, audio, music, text, and other information incorporated into the Materials), are owned by NVIDIA, or its suppliers. The Materials are protected by copyright laws and international treaty provisions. Accordingly, Developer is required to treat the Materials like any other copyrighted material, except as otherwise allowed pursuant to this Agreement. . . 2.2. Term of Agreement . This Agreement is effective until (i) automatically terminated if Developer fails to comply with any of the terms and conditions of this Agreement; or (ii) terminated by NVIDIA. NVIDIA may terminate this Agreement (and with it, all of Developer's right to the Materials) immediately upon written notice (which may include email) to Developer, with or without cause. For the sake of clarity, Licensee may continue to use the Derivatives created pursuant to this Agreement, after the termination or expiration of this Agreement. . . 2.3. Defensive Suspension . If Developer commences or participates in any legal proceeding against NVIDIA, then NVIDIA may, in its sole discretion, suspend or terminate all license grants and any other rights provided under this Agreement during the pendency of such legal proceedings. . . 2.4. No Support . NVIDIA has no obligation to support or to continue providing or updating any of the Materials. . . 2.5. No Warranty . THE SOFTWARE AND ANY OTHER MATERIALS PROVIDED BY NVIDIA TO DEVELOPER HEREUNDER ARE PROVIDED "AS IS." NVIDIA DISCLAIMS ALL WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. . . 2.6. Limitation of Liability . NVIDIA SHALL NOT BE LIABLE TO DEVELOPER, DEVELOPER'S CUSTOMERS, OR ANY OTHER PERSON OR ENTITY CLAIMING THROUGH OR UNDER DEVELOPER FOR ANY LOSS OF PROFITS, INCOME, SAVINGS, OR ANY OTHER CONSEQUENTIAL, INCIDENTAL, SPECIAL, PUNITIVE, DIRECT OR INDIRECT DAMAGES (WHETHER IN AN ACTION IN CONTRACT, TORT OR BASED ON A WARRANTY), EVEN IF NVIDIA HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF THE ESSENTIAL PURPOSE OF ANY LIMITED REMEDY. IN NO EVENT SHALL NVIDIA'S AGGREGATE LIABILITY TO DEVELOPER OR ANY OTHER PERSON OR ENTITY CLAIMING THROUGH OR UNDER DEVELOPER EXCEED THE AMOUNT OF MONEY ACTUALLY PAID BY DEVELOPER TO NVIDIA FOR THE SOFTWARE OR ANY OTHER MATERIALS. . . 2.7. Applicable Law . This Agreement shall be deemed to have been made in, and shall be construed pursuant to, the laws of the State of Delaware. The United Nations Convention on Contracts for the International Sale of Goods is specifically disclaimed. . . 2.8. Feedback . Notwithstanding any Non-Disclosure Agreement executed by and between the parties, the parties agree that in the event Licensee or NVIDIA provides Feedback (as defined below) to the other party on how to design, implement, or improve the SOFTWARE or Licensee's product(s) for use with the SOFTWARE, the following terms and conditions apply the Feedback: . . 2.8.1. Exchange of Feedback . Both parties agree that neither party has an obligation to give the other party any suggestions, comments or other feedback, whether verbally or in written or source code form, relating to (i) the SOFTWARE; (ii) Licensee's products; (iii) Licensee's use of the SOFTWARE; or (iv) optimization/interoperability of Licensee's product with the SOFTWARE (collectively defined as "Feedback"). In the event either party provides Feedback to the other party, the party receiving the Feedback may use any Feedback that the other party voluntarily provides to improve the (i) SOFTWARE or other related NVIDIA technologies, respectively for the benefit of NVIDIA; or (ii) Licensee's product or other related Licensee technologies, respectively for the benefit of Licensee. Accordingly, if either party provides Feedback to the other party, both parties agree that the other party and its respective licensees may freely use, reproduce, license, distribute, and otherwise commercialize the Feedback in the (i) SOFTWARE or other related technologies; or (ii) Licensee's products or other related technologies, respectively, without the payment of any royalties or fees. . . 2.8.2. Residual Rights . Licensee agrees that NVIDIA shall be free to use any general knowledge, skills and experience, (including, but not limited to, ideas, concepts, know-how, or techniques) ("Residuals"), contained in the (i) Feedback provided by Licensee to NVIDIA; (ii) Licensee's products shared or disclosed to NVIDIA in connection with the Feedback; or (c) Licensee's confidential information voluntarily provided to NVIDIA in connection with the Feedback, which are retained in the memories of NVIDIA's employees, agents, or contractors who have had access to such Residuals. Subject to the terms and conditions of this Agreement, NVIDIA's employees, agents, or contractors shall not be prevented from using Residuals as part of such employee's, agent's or contractor's general knowledge, skills, experience, talent, and/or expertise. NVIDIA shall not have any obligation to limit or restrict the assignment of such employees, agents or contractors or to pay royalties for any work resulting from the use of Residuals. . . 2.8.3. Disclaimer of Warranty . FEEDBACK FROM EITHER PARTY IS PROVIDED FOR THE OTHER PARTY'S USE "AS IS" AND BOTH PARTIES DISCLAIM ALL WARRANTIES, EXPRESS, IMPLIED AND STATUTORY INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT. BOTH PARTIES DO NOT REPRESENT OR WARRANT THAT THE FEEDBACK WILL MEET THE OTHER PARTY'S REQUIREMENTS OR THAT THE OPERATION OR IMPLEMENTATION OF THE FEEDBACK WILL BE UNINTERRUPTED OR ERROR-FREE. . . 2.8.4. No Liability for Consequential Damages . TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, IN NO EVENT SHALL EITHER PARTY OR ITS SUPPLIERS BE LIABLE FOR ANY SPECIAL, INCIDENTAL, INDIRECT, OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF BUSINESS PROFITS, BUSINESS INTERRUPTION, LOSS OF BUSINESS INFORMATION, OR ANY OTHER PECUNIARY LOSS) ARISING OUT OF THE USE OF OR INABILITY TO USE THE FEEDBACK, EVEN IF THE OTHER PARTY HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. . . 2.9. Freedom of Action . Developer agrees that this Agreement is nonexclusive and NVIDIA may currently or in the future be developing software, other technology or confidential information internally, or receiving confidential information from other parties that maybe similar to the Feedback and Developer's confidential information (as provided in subsection 2 above), which may be provided to NVIDIA in connection with Feedback by Developer. Accordingly, Developer agrees that nothing in this Agreement will be construed as a representation or inference that NVIDIA will not develop, design, manufacture, acquire, market products, or have products developed, designed, manufactured, acquired, or marketed for NVIDIA, that compete with the Developer's products or confidential information. . . 2.10. Restricted Rights Notice . Materials have been developed entirely at private expense and is commercial computer software provided with RESTRICTED RIGHTS. Use, duplication or disclosure by the U.S. Government or a U.S. Government subcontractor is subject to the restrictions set forth in the license agreement under which Materials was obtained pursuant to DFARS 227.7202-3(a) or as set forth in subparagraphs (c)(1) and (2) of the Commercial Computer Software - Restricted Rights clause at FAR 52.227-19, as applicable. Contractor/manufacturer is NVIDIA, 2701 San Tomas Expressway, Santa Clara, CA 95050. . . 2.11. Miscellaneous . If any provision of this Agreement is inconsistent with, or cannot be fully enforced under, the law, such provision will be construed as limited to the extent necessary to be consistent with and fully enforceable under the law. This Agreement is the final, complete and exclusive agreement between the parties relating to the subject matter hereof, and supersedes all prior or contemporaneous understandings and agreements relating to such subject matter, whether oral or written. This Agreement may only be modified in writing signed by an authorized officer of NVIDIA. Developer agrees that it will not ship, transfer or export the Materials into any country, or use the Materials in any manner, prohibited by the United States Bureau of Industry and Security or any export laws, restrictions or regulations. . . 3. NVIDIA Driver License for Customer Use of NVIDIA Software ------------------------------------------------------------ . . IMPORTANT NOTICE -- READ CAREFULLY: ----------------------------------- . This License For Customer Use of NVIDIA Software ("LICENSE") is the agreement which governs use of the software of NVIDIA Corporation and its subsidiaries ("NVIDIA") downloadable herefrom, including computer software and associated printed materials ("SOFTWARE"). By downloading, installing, copying, or otherwise using the SOFTWARE, you agree to be bound by the terms of this LICENSE. If you do not agree to the terms of this LICENSE, do not download the SOFTWARE. . . RECITALS: --------- . Use of NVIDIA's products requires three elements: the SOFTWARE, the hardware on a graphics controller board, and a personal computer. The SOFTWARE is protected by copyright laws and international copyright treaties, as well as other intellectual property laws and treaties. The SOFTWARE is not sold, and instead is only licensed for use, strictly in accordance with this document. The hardware is protected by various patents, and is sold, but this LICENSE does not cover that sale, since it may not necessarily be sold as a package with the SOFTWARE. This LICENSE sets forth the terms and conditions of the SOFTWARE LICENSE only. . . 3.1. Definitions . . 3.1.1. Customer . Customer means the entity or individual that downloads the SOFTWARE. . . 3.2. Grant of License . . 3.2.1. Rights and Limitations of Grant . NVIDIA hereby grants Customer the following non-exclusive, non-transferable right to use the SOFTWARE, with the following limitations: . . 3.2.1.1. Rights . Customer may install and use multiple copies of the SOFTWARE on a shared computer or concurrently on different computers, and make multiple back-up copies of the SOFTWARE, solely for Customer's use within Customer's Enterprise. "Enterprise" shall mean individual use by Customer or any legal entity (such as a corporation or university) and the subsidiaries it owns by more than fifty percent (50%). . . 3.2.1.2. Linux/FreeBSD Exception . Notwithstanding the foregoing terms of Section 3.2.1.1, SOFTWARE designed exclusively for use on the Linux or FreeBSD operating systems, or other operating systems derived from the source code to these operating systems, may be copied and redistributed, provided that the binary files thereof are not modified in any way (except for unzipping of compressed files). . . 3.2.1.3. Limitations . No Reverse Engineering . Customer may not reverse engineer, decompile, or disassemble the SOFTWARE, nor attempt in any other manner to obtain the source code. . No Separation of Components . The SOFTWARE is licensed as a single product. Its component parts may not be separated for use on more than one computer, nor otherwise used separately from the other parts. . No Rental . Customer may not rent or lease the SOFTWARE to someone else. . . 3.3. Termination . This LICENSE will automatically terminate if Customer fails to comply with any of the terms and conditions hereof. In such event, Customer must destroy all copies of the SOFTWARE and all of its component parts. . Defensive Suspension. If Customer commences or participates in any legal proceeding against NVIDIA, then NVIDIA may, in its sole discretion, suspend or terminate all license grants and any other rights provided under this LICENSE during the pendency of such legal proceedings. . . 3.4. Copyright . All title and copyrights in and to the SOFTWARE (including but not limited to all images, photographs, animations, video, audio, music, text, and other information incorporated into the SOFTWARE), the accompanying printed materials, and any copies of the SOFTWARE, are owned by NVIDIA, or its suppliers. The SOFTWARE is protected by copyright laws and international treaty provisions. Accordingly, Customer is required to treat the SOFTWARE like any other copyrighted material, except as otherwise allowed pursuant to this LICENSE and that it may make one copy of the SOFTWARE solely for backup or archive purposes. . . Applicable Law . This LICENSE shall be deemed to have been made in, and shall be construed pursuant to, the laws of the State of Delaware. The United Nations Convention on Contracts for the International Sale of Goods is specifically disclaimed. . . 3.6. Disclaimer of Warranties and Limitations on Liability . . 3.6.1. No Warranties . TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, THE SOFTWARE IS PROVIDED "AS IS" AND NVIDIA AND ITS SUPPLIERS DISCLAIM ALL WARRANTIES OF ANY KIND OR NATURE, WHETHER EXPRESS, IMPLIED, OR STATUTORY, RELATING TO OR ARISING FROM THE SOFTWARE, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND NON-INFRINGEMENT. Without limiting the foregoing, you are solely responsible for determining and verifying that the SOFTWARE that you obtain and install is the appropriate version for your model of graphics controller board, operating system, and computer hardware. . . No Liability for Consequential Damages . TO THE MAXIMUM EXTENT PERMITTED BY APPLICABLE LAW, IN NO EVENT SHALL EITHER PARTY OR ITS SUPPLIERS BE LIABLE FOR ANY SPECIAL, INCIDENTAL, INDIRECT, OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF BUSINESS PROFITS, BUSINESS INTERRUPTION, LOSS OF BUSINESS INFORMATION, OR ANY OTHER PECUNIARY LOSS) ARISING OUT OF THE USE OF OR INABILITY TO USE THE FEEDBACK, EVEN IF THE OTHER PARTY HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. . . 3.7. System Updates . Customer hereby agrees and acknowledges that the SOFTWARE may access, collect non-personally identifiable information about, update, and configure Customer's system in order to properly optimize such system for use with the SOFTWARE. To the extent that Customer uses the SOFTWARE, Customer hereby consents to all of the foregoing, and represent and warrant that Customer has the right to grant such consent. In addition, Customer agrees that Customer is solely responsible for maintaining appropriate data backups and system restore points for Customer's system, and that NVIDIA will have no responsibility for any damage or loss to such system (including loss of data or access) arising from or relating to (a) any changes to the configuration, application settings, environment variables, registry, drivers, BIOS, or other attributes of the system (or any part of such system) initiated through the SOFTWARE; or (b) installation of any SOFTWARE or third party software patches through the NVIDIA Update Service. The SOFTWARE may contain links to websites and services. We encourage you to review the privacy statements on those sites and services that you choose to visit so that you can understand how they may collect, use and share your personal information. NVIDIA is not responsible for the privacy statements or practices of sites and services controlled by other companies or organizations. . Registration and Customer Information. Customer represents and warrants that the non-personally identifiable information that Customer has furnished in connection with its registration for the SOFTWARE is complete and accurate. Customer also acknowledges that from time to time, NVIDIA may collect, use, and disclose such information about Customer and/or Customer's system in connection with the SOFTWARE in accordance with NVIDIA's privacy policy, available at URL http://www.nvidia.com/object/privacy_policy.html. If Customer does not wish the SOFTWARE to provide system updates as described in this Section 3.7, uncheck "Automatically check for updates" in the "Preferences" tab of the applicable NVIDIA Update control panel for the SOFTWARE. . . 3.8. Miscellaneous . If any provision of this LICENSE is inconsistent with, or cannot be fully enforced under, the law, such provision will be construed as limited to the extent necessary to be consistent with and fully enforceable under the law. This LICENSE is the final, complete and exclusive agreement between the parties relating to the subject matter hereof, and supersedes all prior or contemporaneous understandings and agreements relating to such subject matter, whether oral or written. This LICENSE may only be modified in writing signed by an authorized officer of NVIDIA. Customer agrees that it will not ship, transfer or export the SOFTWARE into any country, or use the SOFTWARE in any manner, prohibited by the United States Bureau of Industry and Security or any export laws, restrictions or regulations. . . 4. NVIDIA Nsight Development Platform, Visual Studio Edition Software License Agreement (Windows only) ------------------------------------------------------------ . . IMPORTANT - READ BEFORE COPYING, INSTALLING OR USING ---------------------------------------------------- . Do not use or load this software and any associated materials provided by NVIDIA on its extranet (collectively the "Software") until You have carefully read the following terms and conditions. By loading or using the Software, You agree to fully comply with the terms and conditions of this Software License Agreement ("Agreement") by and between NVIDIA Corporation, a Delaware corporation with its principal place of business at 2701 San Tomas Expressway, Santa Clara, California 95050 U.S.A. ("NVIDIA"), and You. If You do not wish to so agree, do not install or use the Software. . For the purposes of this Agreement: . "Licensee," "You" and/or "Your" shall mean, collectively and individually, Original Equipment Manufacturers, Independent Hardware Vendors, Independent Software Vendors, and End-Users of the Software pursuant to the terms and conditions of this Agreement. . "Intellectual Property Rights" shall mean all proprietary rights, including all patents, trademarks, copyrights, know-how, trade secrets, mask works, including all applications and registrations thereto, and any other similar protected rights in any country. . . 4.1. Grant of License . NVIDIA agrees to provide the Software and any associated materials pursuant to this Agreement. Subject to the terms of this Agreement, NVIDIA grants to You a nonexclusive, transferable, worldwide, revocable, limited, royalty-free, fully paid-up license under NVIDIA's copyrights to install, deploy, use, have used execute, reproduce, display, perform, run, the object code of the Software, to create Your products to interoperate with NVIDIA hardware and software. . Unless otherwise authorized in the Agreement, You shall not otherwise assign, sublicense, lease, or in any other way transfer or disclose Software to any third party. Unless otherwise authorized in the Agreement, You shall not reverse- compile, disassemble, reverse-engineer, or in any manner attempt to derive the source code of the Software from the object code portions of the Software. . Except as expressly stated in this Agreement, no license or right is granted to You directly or by implication, inducement, estoppels or otherwise. NVIDIA shall have the right to inspect or have an independent auditor inspect Your relevant records to verify Your compliance with the terms and conditions of this Agreement. . . 4.2. Confidentiality . If applicable, any exchange of Confidential Information (as defined in the NDA) shall be made pursuant to the terms and conditions of a separately signed Non-Disclosure Agreement ("NDA") by and between NVIDIA and You. For the sake of clarity, You agree that (a) the Software; and (b) Your use of the Software/participation in the Software's pre-production release is considered Confidential Information of NVIDIA. . If You wish to have a third party consultant or subcontractor ("Contractor") perform work on Your behalf which involves access to or use of Software, You shall obtain a written confidentiality agreement from the Contractor which contains terms and obligations with respect to access to or use of Software no less restrictive than those set forth in this Agreement and excluding any distribution or sublicense rights, and use for any other purpose than permitted in this Agreement. Otherwise, You shall not disclose the terms or existence of this Agreement or use NVIDIA's name in any publications, advertisements, or other announcements without NVIDIA's prior written consent. Unless otherwise provided in this Agreement, You do not have any rights to use any NVIDIA trademarks or logos. . . 4.3. Ownership of Software and Intellectual Property Rights . All rights, title and interest to all copies of the Software remain with NVIDIA, subsidiaries, licensors, or its suppliers. The Software is copyrighted and protected by the laws of the United States and other countries, and international treaty provisions. You may not remove any copyright notices from the Software. NVIDIA may make changes to the Software, or to items referenced therein, at any time and without notice, but is not obligated to support or update the Software. Except as otherwise expressly provided, NVIDIA grants no express or implied right under any NVIDIA patents, copyrights, trademarks, or other intellectual property rights. . You have no obligation to give NVIDIA any suggestions, comments or other feedback ("Feedback") relating to the Software. However, NVIDIA may use and include any Feedback that You voluntarily provide to improve the Software or other related NVIDIA technologies. Accordingly, if You provide Feedback, You agree NVIDIA and its licensees may freely use, reproduce, license, distribute, and otherwise commercialize the Feedback in the Software or other related technologies without the payment of any royalties or fees. You also agree that the Software may collect application specific session data and target device information that shall be sent to NVIDIA, solely for use by NVIDIA in improving the Software. . . 4.4. No Warranties . THE SOFTWARE IS PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED WARRANTY OF ANY KIND, INCLUDING WARRANTIES OF MERCHANTABILITY, NONINFRINGEMENT, OR FITNESS FOR A PARTICULAR PURPOSE. NVIDIA does not warrant or assume responsibility for the accuracy or completeness of any information, text, graphics, links or other items contained within the Software. NVIDIA does not represent that errors or other defects will be identified or corrected. . . 4.5. Limitation of Liability . EXCEPT WITH RESPECT TO THE MISUSE OF THE OTHER PARTY'S INTELLECTUAL PROPERTY OR DISCLOSURE OF THE OTHER PARTY'S CONFIDENTIAL INFORMATION IN BREACH OF THIS AGREEMENT, IN NO EVENT SHALL NVIDIA, SUBSIDIARIES, LICENSORS, OR ITS SUPPLIERS BE LIABLE FOR ANY DAMAGES WHATSOEVER (INCLUDING, WITHOUT LIMITATION, INDIRECT, LOST PROFITS, CONSEQUENTIAL, BUSINESS INTERRUPTION OR LOST INFORMATION) ARISING OUT OF THE USE OF OR INABILITY TO USE THE SOFTWARE, EVEN IF NVIDIA HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. SOME JURISDICTIONS PROHIBIT EXCLUSION OR LIMITATION OF LIABILITY FOR IMPLIED WARRANTIES OR CONSEQUENTIAL OR INCIDENTAL DAMAGES, SO THE ABOVE LIMITATION MAY NOT APPLY TO YOU. YOU MAY ALSO HAVE OTHER LEGAL RIGHTS THAT VARY FROM JURISDICTION TO JURISDICTION. NOTWITHSTANDING THE FOREGOING, NVIDIA'S AGGREGATE LIABILITY ARISING OUT OF THIS AGREEMENT SHALL NOT EXCEED ONE HUNDRED UNITED STATES DOLLARS (USD$100). . . 4.6. Term . This Agreement and the licenses granted hereunder shall be effective as of the date You install/download the Software ("Effective Date") and continue perpetually, unless terminated earlier in accordance with the "Termination" provision of this Agreement. . . 4.7. Termination . NVIDIA may terminate this Agreement at any time if You violate its terms. Upon termination, You will immediately destroy the Software or return all copies of the Software to NVIDIA, and certify to NVIDIA in writing that such actions have been completed. . . 4.8. Miscellaneous . . 4.8.1. Survival . Those provisions in this Agreement, which by their nature need to survive the termination or expiration of this Agreement, shall survive termination or expiration of the Agreement, including but not limited to Section 4.2, Section 4.3, Section 4.4, Section 4.5, Section 4.7, and Section 4.8. . . 4.8.2. Applicable Laws . Claims arising under this Agreement shall be governed by the laws of Delaware, excluding its principles of conflict of laws and the United Nations Convention on Contracts for the Sale of Goods. The state and/or federal courts residing in Santa Clara County, California shall have exclusive jurisdiction over any dispute or claim arising out of this Agreement. You may not export the Software in violation of applicable export laws and regulations. . . 4.8.3. Amendment . The Agreement shall not be modified except by a written agreement that names this Agreement and any provision to be modified, is dated subsequent to the Effective Date, and is signed by duly authorized representatives of both parties. . . 4.8.4. No Waiver . No failure or delay on the part of either party in the exercise of any right, power or remedy under this Agreement or under law, or to insist upon or enforce performance by the other party of any of the provisions of this Agreement or under law, shall operate as a waiver thereof, nor shall any single or partial exercise of any right, power or remedy preclude other or further exercise thereof, or the exercise of any other right, power or remedy; rather the provision, right, or remedy shall be and remain in full force and effect. . . 4.8.5. No Assignment . This Agreement and Licensee's rights and obligations herein, may not be assigned, subcontracted, delegated, or otherwise transferred by Licensee without NVIDIA's prior written consent, and any attempted assignment, subcontract, delegation, or transfer in violation of the foregoing will be null and void. The terms of this Agreement shall be binding upon Licensee's assignees. . . 4.8.6. Government Restricted Rights . The parties acknowledge that the Software is subject to U.S. export control laws and regulations. The parties agree to comply with all applicable international and national laws that apply to the Software, including the U.S. Export Administration Regulations, as well as end-user, end-use and destination restrictions issued by U.S. and other governments. . The Software has been developed entirely at private expense and is commercial computer software provided with RESTRICTED RIGHTS. Use, duplication or disclosure of the Software by the U.S. Government or a U.S. Government subcontractor is subject to the restrictions set forth in the Agreement under which the Software was obtained pursuant to DFARS 227.7202-3(a) or as set forth in subparagraphs (c)(1) and (2) of the Commercial Computer Software - Restricted Rights clause at FAR 52.227-19, as applicable. Contractor/manufacturer is NVIDIA, 2701 San Tomas Expressway, Santa Clara, CA 95050. Use of the Software by the Government constitutes acknowledgment of NVIDIA's proprietary rights therein. . . 4.8.7. Independent Contractors . Licensee's relationship to NVIDIA is that of an independent contractor, and neither party is an agent or partner of the other. Licensee will not have, and will not represent to any third party that it has, any authority to act on behalf of NVIDIA. . . 4.8.8. Severability . If for any reason a court of competent jurisdiction finds any provision of this Agreement, or portion thereof, to be unenforceable, that provision of the Agreement will be enforced to the maximum extent permissible so as to affect the intent of the parties, and the remainder of this Agreement will continue in full force and effect. This Agreement has been negotiated by the parties and their respective counsel and will be interpreted fairly in accordance with its terms and without any strict construction in favor of or against either party. . . 4.8.9. Entire Agreement . This Agreement and NDA constitute the entire agreement between the parties with respect to the subject matter contemplated herein, and merges all prior and contemporaneous communications. . MICROSOFT SOFTWARE LICENSE TERMS MICROSOFT DIRECTX END USER RUNTIME . These license terms are an agreement between Microsoft Corporation (or based on where you live, one of its affiliates) and you. Please read them. They apply to the software named above, which includes the media on which you received it, if any. The terms also apply to any Microsoft . * updates, * supplements, * Internet-based services, and * support services . for this software, unless other terms accompany those items. If so, those terms apply. . BY USING THE SOFTWARE, YOU ACCEPT THESE TERMS. IF YOU DO NOT ACCEPT THEM, DO NOT USE THE SOFTWARE. . If you comply with these license terms, you have the rights below. . 1. INSTALLATION AND USE RIGHTS. You may install and use any number of copies of the software on your devices. . 2. SCOPE OF LICENSE. The software is licensed, not sold. This agreement only gives you some rights to use the software. Microsoft reserves all other rights. Unless applicable law gives you more rights despite this limitation, you may use the software only as expressly permitted in this agreement. In doing so, you must comply with any technical limitations in the software that only allow you to use it in certain ways. You may not . * work around any technical limitations in the software; * reverse engineer, decompile or disassemble the software, except and only to the extent that applicable law expressly permits, despite this limitation; * make more copies of the software than specified in this agreement or allowed by applicable law, despite this limitation; * publish the software for others to copy; * rent, lease or lend the software; * transfer the software or this agreement to any third party; or * use the software for commercial software hosting services. . 3. BACKUP COPY. You may make one backup copy of the software. You may use it only to reinstall the software. . 4. DOCUMENTATION. Any person that has valid access to your computer or internal network may copy and use the documentation for your internal, reference purposes. . 5. EXPORT RESTRICTIONS. The software is subject to United States export laws and regulations. You must comply with all domestic and international export laws and regulations that apply to the software. These laws include restrictions on destinations, end users and end use. For additional information, see www.microsoft.com/exporting. . 6. SUPPORT SERVICES. Because this software is "as is," we may not provide support services for it. . 7. ENTIRE AGREEMENT. This agreement, and the terms for supplements, updates, Internet-based services and support services that you use, are the entire agreement for the software and support services. . 8. APPLICABLE LAW. . a. United States. If you acquired the software in the United States, Washington state law governs the interpretation of this agreement and applies to claims for breach of it, regardless of conflict of laws principles. The laws of the state where you live govern all other claims, including claims under state consumer protection laws, unfair competition laws, and in tort. . b. Outside the United States. If you acquired the software in any other country, the laws of that country apply. . 9. LEGAL EFFECT. This agreement describes certain legal rights. You may have other rights under the laws of your country. You may also have rights with respect to the party from whom you acquired the software. This agreement does not change your rights under the laws of your country if the laws of your country do not permit it to do so. . 10. DISCLAIMER OF WARRANTY. THE SOFTWARE IS LICENSED "AS-IS." YOU BEAR THE RISK OF USING IT. MICROSOFT GIVES NO EXPRESS WARRANTIES, GUARANTEES OR CONDITIONS. YOU MAY HAVE ADDITIONAL CONSUMER RIGHTS UNDER YOUR LOCAL LAWS WHICH THIS AGREEMENT CANNOT CHANGE. TO THE EXTENT PERMITTED UNDER YOUR LOCAL LAWS, MICROSOFT EXCLUDES THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. . 11. LIMITATION ON AND EXCLUSION OF REMEDIES AND DAMAGES. YOU CAN RECOVER FROM MICROSOFT AND ITS SUPPLIERS ONLY DIRECT DAMAGES UP TO U.S. $5.00. YOU CANNOT RECOVER ANY OTHER DAMAGES, INCLUDING CONSEQUENTIAL, LOST PROFITS, SPECIAL, INDIRECT OR INCIDENTAL DAMAGES. . This limitation applies to . * anything related to the software, services, content (including code) on third party Internet sites, or third party programs; and * claims for breach of contract, breach of warranty, guarantee or condition, strict liability, negligence, or other tort to the extent permitted by applicable law. . It also applies even if Microsoft knew or should have known about the possibility of the damages. The above limitation or exclusion may not apply to you because your country may not allow the exclusion or limitation of incidental, consequential or other damages. . The Software contains components, as listed below that are licensed to Licensee pursuant to the terms and conditions of their respective End User License Agreements: . * NVIDIA CUDA Samples . * NVIDIA CUDA Toolkit . * NVIDIA DirectX SDK . More information, including licensing information, about the NVIDIA CUDA Toolkit and the NVIDIA CUDA Samples can be found at: http://www.nvidia.com/getcuda . More information, including licensing information, about the NVIDIA DirectX SDK can be found at: http://developer.nvidia.com/object/sdk_home.html . . NVIDIA CUDA General Terms ------------------------- . The Software may collect non-personally identifiable information for the purposes of customizing information delivered to you and improving future versions of the Software. Such information, including IP address and system configuration, will only be collected on an anonymous basis and cannot be linked to any personally identifiable information. Personally identifiable information such as your username or hostname is not collected. . ------------------------------------------------------------- Files: debian/* Copyright: © 2008-2013 Andreas Beckmann License: GPL-2+ This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version. . This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. . You should have received a copy of the GNU General Public License along with this package; if not, write to the Free Software Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA . On Debian systems, the full text of the GNU General Public License version 2 can be found in the file `/usr/share/common-licenses/GPL-2'. debian/libnppiSOVER.symbols.in0000664000000000000000000040600112236576240013473 0ustar libnppi.so.#SOVERSION# #PACKAGE# #MINVER# nppiAbsDiffC_16u_C1R@Base 4.1 nppiAbsDiffC_32f_C1R@Base 4.0 nppiAbsDiffC_8u_C1R@Base 4.1 nppiAbsDiff_16u_C1R@Base 4.1 nppiAbsDiff_32f_C1R@Base 4.0 nppiAbsDiff_8u_C1R@Base 4.0 nppiAbsDiff_8u_C3R@Base 5.0 nppiAbsDiff_8u_C4R@Base 5.0 nppiAbs_16s_AC4IR@Base 4.1 nppiAbs_16s_AC4R@Base 4.1 nppiAbs_16s_C1IR@Base 4.1 nppiAbs_16s_C1R@Base 4.1 nppiAbs_16s_C3IR@Base 4.1 nppiAbs_16s_C3R@Base 4.1 nppiAbs_16s_C4IR@Base 4.1 nppiAbs_16s_C4R@Base 4.1 nppiAbs_32f_AC4IR@Base 4.1 nppiAbs_32f_AC4R@Base 4.1 nppiAbs_32f_C1IR@Base 4.1 nppiAbs_32f_C1R@Base 4.1 nppiAbs_32f_C3IR@Base 4.1 nppiAbs_32f_C3R@Base 4.1 nppiAbs_32f_C4IR@Base 4.1 nppiAbs_32f_C4R@Base 4.1 nppiAddC_16s_AC4IRSfs@Base 4.1 nppiAddC_16s_AC4RSfs@Base 4.1 nppiAddC_16s_C1IRSfs@Base 4.1 nppiAddC_16s_C1RSfs@Base 4.1 nppiAddC_16s_C3IRSfs@Base 4.1 nppiAddC_16s_C3RSfs@Base 4.1 nppiAddC_16s_C4IRSfs@Base 4.1 nppiAddC_16s_C4RSfs@Base 4.1 nppiAddC_16sc_AC4IRSfs@Base 4.1 nppiAddC_16sc_AC4RSfs@Base 4.1 nppiAddC_16sc_C1IRSfs@Base 4.1 nppiAddC_16sc_C1RSfs@Base 4.1 nppiAddC_16sc_C3IRSfs@Base 4.1 nppiAddC_16sc_C3RSfs@Base 4.1 nppiAddC_16u_AC4IRSfs@Base 4.1 nppiAddC_16u_AC4RSfs@Base 4.1 nppiAddC_16u_C1IRSfs@Base 4.1 nppiAddC_16u_C1RSfs@Base 4.1 nppiAddC_16u_C3IRSfs@Base 4.1 nppiAddC_16u_C3RSfs@Base 4.1 nppiAddC_16u_C4IRSfs@Base 4.1 nppiAddC_16u_C4RSfs@Base 4.1 nppiAddC_32f_AC4IR@Base 4.1 nppiAddC_32f_AC4R@Base 4.1 nppiAddC_32f_C1IR@Base 4.1 nppiAddC_32f_C1R@Base 4.0 nppiAddC_32f_C3IR@Base 4.1 nppiAddC_32f_C3R@Base 4.1 nppiAddC_32f_C4IR@Base 4.1 nppiAddC_32f_C4R@Base 4.1 nppiAddC_32fc_AC4IR@Base 4.1 nppiAddC_32fc_AC4R@Base 4.1 nppiAddC_32fc_C1IR@Base 4.1 nppiAddC_32fc_C1R@Base 4.0 nppiAddC_32fc_C3IR@Base 4.1 nppiAddC_32fc_C3R@Base 4.1 nppiAddC_32fc_C4IR@Base 4.1 nppiAddC_32fc_C4R@Base 4.1 nppiAddC_32s_C1IRSfs@Base 4.1 nppiAddC_32s_C1RSfs@Base 4.1 nppiAddC_32s_C3IRSfs@Base 4.1 nppiAddC_32s_C3RSfs@Base 4.1 nppiAddC_32sc_AC4IRSfs@Base 4.1 nppiAddC_32sc_AC4RSfs@Base 4.1 nppiAddC_32sc_C1IRSfs@Base 4.1 nppiAddC_32sc_C1RSfs@Base 4.1 nppiAddC_32sc_C3IRSfs@Base 4.1 nppiAddC_32sc_C3RSfs@Base 4.1 nppiAddC_8u_AC4IRSfs@Base 4.1 nppiAddC_8u_AC4RSfs@Base 4.1 nppiAddC_8u_C1IRSfs@Base 4.1 nppiAddC_8u_C1RSfs@Base 4.1 nppiAddC_8u_C3IRSfs@Base 4.1 nppiAddC_8u_C3RSfs@Base 4.1 nppiAddC_8u_C4IRSfs@Base 4.1 nppiAddC_8u_C4RSfs@Base 4.1 nppiAddProduct_16u32f_C1IMR@Base 4.1 nppiAddProduct_16u32f_C1IR@Base 4.1 nppiAddProduct_32f_C1IMR@Base 4.1 nppiAddProduct_32f_C1IR@Base 4.1 nppiAddProduct_8u32f_C1IMR@Base 4.1 nppiAddProduct_8u32f_C1IR@Base 4.1 nppiAddSquare_16u32f_C1IMR@Base 4.1 nppiAddSquare_16u32f_C1IR@Base 4.1 nppiAddSquare_32f_C1IMR@Base 4.1 nppiAddSquare_32f_C1IR@Base 4.1 nppiAddSquare_8u32f_C1IMR@Base 4.1 nppiAddSquare_8u32f_C1IR@Base 4.1 nppiAddWeighted_16u32f_C1IMR@Base 4.1 nppiAddWeighted_16u32f_C1IR@Base 4.1 nppiAddWeighted_32f_C1IMR@Base 4.1 nppiAddWeighted_32f_C1IR@Base 4.1 nppiAddWeighted_8u32f_C1IMR@Base 4.1 nppiAddWeighted_8u32f_C1IR@Base 4.1 nppiAdd_16s_AC4IRSfs@Base 4.1 nppiAdd_16s_AC4RSfs@Base 4.1 nppiAdd_16s_C1IRSfs@Base 4.1 nppiAdd_16s_C1RSfs@Base 4.1 nppiAdd_16s_C3IRSfs@Base 4.1 nppiAdd_16s_C3RSfs@Base 4.1 nppiAdd_16s_C4IRSfs@Base 4.1 nppiAdd_16s_C4RSfs@Base 4.1 nppiAdd_16sc_AC4IRSfs@Base 4.1 nppiAdd_16sc_AC4RSfs@Base 4.1 nppiAdd_16sc_C1IRSfs@Base 4.1 nppiAdd_16sc_C1RSfs@Base 4.1 nppiAdd_16sc_C3IRSfs@Base 4.1 nppiAdd_16sc_C3RSfs@Base 4.1 nppiAdd_16u_AC4IRSfs@Base 4.1 nppiAdd_16u_AC4RSfs@Base 4.1 nppiAdd_16u_C1IRSfs@Base 4.1 nppiAdd_16u_C1RSfs@Base 4.1 nppiAdd_16u_C3IRSfs@Base 4.1 nppiAdd_16u_C3RSfs@Base 4.1 nppiAdd_16u_C4IRSfs@Base 4.1 nppiAdd_16u_C4RSfs@Base 4.1 nppiAdd_32f_AC4IR@Base 4.1 nppiAdd_32f_AC4R@Base 4.1 nppiAdd_32f_C1IR@Base 4.1 nppiAdd_32f_C1R@Base 4.0 nppiAdd_32f_C3IR@Base 4.1 nppiAdd_32f_C3R@Base 4.1 nppiAdd_32f_C4IR@Base 4.1 nppiAdd_32f_C4R@Base 4.1 nppiAdd_32fc_AC4IR@Base 4.1 nppiAdd_32fc_AC4R@Base 4.1 nppiAdd_32fc_C1IR@Base 4.1 nppiAdd_32fc_C1R@Base 4.1 nppiAdd_32fc_C3IR@Base 4.1 nppiAdd_32fc_C3R@Base 4.1 nppiAdd_32fc_C4IR@Base 4.1 nppiAdd_32fc_C4R@Base 4.1 nppiAdd_32s_C1IRSfs@Base 4.1 nppiAdd_32s_C1R@Base 4.0 nppiAdd_32s_C1RSfs@Base 4.1 nppiAdd_32s_C3IRSfs@Base 4.1 nppiAdd_32s_C3RSfs@Base 4.1 nppiAdd_32sc_AC4IRSfs@Base 4.1 nppiAdd_32sc_AC4RSfs@Base 4.1 nppiAdd_32sc_C1IRSfs@Base 4.1 nppiAdd_32sc_C1RSfs@Base 4.1 nppiAdd_32sc_C3IRSfs@Base 4.1 nppiAdd_32sc_C3RSfs@Base 4.1 nppiAdd_8u_AC4IRSfs@Base 4.1 nppiAdd_8u_AC4RSfs@Base 4.0 nppiAdd_8u_C1IRSfs@Base 4.1 nppiAdd_8u_C1RSfs@Base 4.0 nppiAdd_8u_C3IRSfs@Base 4.1 nppiAdd_8u_C3RSfs@Base 4.1 nppiAdd_8u_C4IRSfs@Base 4.1 nppiAdd_8u_C4RSfs@Base 4.0 nppiAlphaCompC_16s_C1R@Base 4.1 nppiAlphaCompC_16u_AC4R@Base 4.1 nppiAlphaCompC_16u_C1R@Base 4.1 nppiAlphaCompC_16u_C3R@Base 4.1 nppiAlphaCompC_16u_C4R@Base 4.1 nppiAlphaCompC_32f_C1R@Base 4.1 nppiAlphaCompC_32s_C1R@Base 4.1 nppiAlphaCompC_32u_C1R@Base 4.1 nppiAlphaCompC_8s_C1R@Base 4.1 nppiAlphaCompC_8u_AC4R@Base 4.1 nppiAlphaCompC_8u_C1R@Base 4.1 nppiAlphaCompC_8u_C3R@Base 4.1 nppiAlphaCompC_8u_C4R@Base 4.1 nppiAlphaCompColorKey_8u_AC4R@Base 5.0 nppiAlphaComp_16s_AC1R@Base 4.1 nppiAlphaComp_16u_AC1R@Base 4.1 nppiAlphaComp_16u_AC4R@Base 4.1 nppiAlphaComp_32f_AC1R@Base 4.1 nppiAlphaComp_32f_AC4R@Base 4.1 nppiAlphaComp_32s_AC1R@Base 4.1 nppiAlphaComp_32s_AC4R@Base 4.1 nppiAlphaComp_32u_AC1R@Base 4.1 nppiAlphaComp_32u_AC4R@Base 4.1 nppiAlphaComp_8s_AC1R@Base 4.1 nppiAlphaComp_8u_AC1R@Base 4.1 nppiAlphaComp_8u_AC4R@Base 4.1 nppiAlphaPremulC_16u_AC4IR@Base 4.1 nppiAlphaPremulC_16u_AC4R@Base 4.1 nppiAlphaPremulC_16u_C1IR@Base 4.1 nppiAlphaPremulC_16u_C1R@Base 4.1 nppiAlphaPremulC_16u_C3IR@Base 4.1 nppiAlphaPremulC_16u_C3R@Base 4.1 nppiAlphaPremulC_16u_C4IR@Base 4.1 nppiAlphaPremulC_16u_C4R@Base 4.1 nppiAlphaPremulC_8u_AC4IR@Base 4.1 nppiAlphaPremulC_8u_AC4R@Base 4.1 nppiAlphaPremulC_8u_C1IR@Base 4.1 nppiAlphaPremulC_8u_C1R@Base 4.1 nppiAlphaPremulC_8u_C3IR@Base 4.1 nppiAlphaPremulC_8u_C3R@Base 4.1 nppiAlphaPremulC_8u_C4IR@Base 4.1 nppiAlphaPremulC_8u_C4R@Base 4.1 nppiAlphaPremul_16u_AC4IR@Base 4.1 nppiAlphaPremul_16u_AC4R@Base 4.1 nppiAlphaPremul_8u_AC4IR@Base 4.1 nppiAlphaPremul_8u_AC4R@Base 4.1 nppiAndC_16u_AC4IR@Base 4.1 nppiAndC_16u_AC4R@Base 4.1 nppiAndC_16u_C1IR@Base 4.1 nppiAndC_16u_C1R@Base 4.1 nppiAndC_16u_C3IR@Base 4.1 nppiAndC_16u_C3R@Base 4.1 nppiAndC_16u_C4IR@Base 4.1 nppiAndC_16u_C4R@Base 4.1 nppiAndC_32s_AC4IR@Base 4.1 nppiAndC_32s_AC4R@Base 4.1 nppiAndC_32s_C1IR@Base 4.1 nppiAndC_32s_C1R@Base 4.1 nppiAndC_32s_C3IR@Base 4.1 nppiAndC_32s_C3R@Base 4.1 nppiAndC_32s_C4IR@Base 4.1 nppiAndC_32s_C4R@Base 4.1 nppiAndC_8u_AC4IR@Base 4.1 nppiAndC_8u_AC4R@Base 4.1 nppiAndC_8u_C1IR@Base 4.1 nppiAndC_8u_C1R@Base 4.1 nppiAndC_8u_C3IR@Base 4.1 nppiAndC_8u_C3R@Base 4.1 nppiAndC_8u_C4IR@Base 4.1 nppiAndC_8u_C4R@Base 4.1 nppiAnd_16u_AC4IR@Base 4.1 nppiAnd_16u_AC4R@Base 4.1 nppiAnd_16u_C1IR@Base 4.1 nppiAnd_16u_C1R@Base 4.1 nppiAnd_16u_C3IR@Base 4.1 nppiAnd_16u_C3R@Base 4.1 nppiAnd_16u_C4IR@Base 4.1 nppiAnd_16u_C4R@Base 4.1 nppiAnd_32s_AC4IR@Base 4.1 nppiAnd_32s_AC4R@Base 4.1 nppiAnd_32s_C1IR@Base 4.1 nppiAnd_32s_C1R@Base 4.1 nppiAnd_32s_C3IR@Base 4.1 nppiAnd_32s_C3R@Base 4.1 nppiAnd_32s_C4IR@Base 4.1 nppiAnd_32s_C4R@Base 4.1 nppiAnd_8u_AC4IR@Base 4.1 nppiAnd_8u_AC4R@Base 4.1 nppiAnd_8u_C1IR@Base 4.1 nppiAnd_8u_C1R@Base 4.1 nppiAnd_8u_C3IR@Base 4.1 nppiAnd_8u_C3R@Base 4.1 nppiAnd_8u_C4IR@Base 4.1 nppiAnd_8u_C4R@Base 4.1 nppiBGRToCbYCr422_709HDTV_8u_AC4C2R@Base 5.0 nppiBGRToCbYCr422_709HDTV_8u_C3C2R@Base 5.0 nppiBGRToCbYCr422_8u_AC4C2R@Base 5.0 nppiBGRToHLS_8u_AC4P4R@Base 5.0 nppiBGRToHLS_8u_AC4R@Base 5.0 nppiBGRToHLS_8u_AP4C4R@Base 5.0 nppiBGRToHLS_8u_AP4R@Base 5.0 nppiBGRToHLS_8u_C3P3R@Base 5.0 nppiBGRToHLS_8u_P3C3R@Base 5.0 nppiBGRToHLS_8u_P3R@Base 5.0 nppiBGRToLab_8u_C3R@Base 5.0 nppiBGRToYCbCr411_8u_AC4P3R@Base 5.0 nppiBGRToYCbCr411_8u_C3P3R@Base 5.0 nppiBGRToYCbCr420_709CSC_8u_AC4P3R@Base 5.0 nppiBGRToYCbCr420_709CSC_8u_C3P3R@Base 5.0 nppiBGRToYCbCr420_709HDTV_8u_AC4P3R@Base 5.0 nppiBGRToYCbCr420_8u_AC4P3R@Base 5.0 nppiBGRToYCbCr420_8u_C3P3R@Base 5.0 nppiBGRToYCbCr422_8u_AC4C2R@Base 5.0 nppiBGRToYCbCr422_8u_AC4P3R@Base 5.0 nppiBGRToYCbCr422_8u_C3C2R@Base 5.0 nppiBGRToYCbCr422_8u_C3P3R@Base 5.0 nppiBGRToYCrCb420_709CSC_8u_AC4P3R@Base 5.0 nppiBGRToYCrCb420_709CSC_8u_C3P3R@Base 5.0 nppiBGRToYCrCb420_8u_AC4P3R@Base 5.0 nppiBGRToYCrCb420_8u_C3P3R@Base 5.0 nppiBGRToYUV420_8u_AC4P3R@Base 5.0 nppiCbYCr422ToBGR_709HDTV_8u_C2C3R@Base 5.0 nppiCbYCr422ToBGR_709HDTV_8u_C2C4R@Base 5.0 nppiCbYCr422ToBGR_8u_C2C4R@Base 5.0 nppiCbYCr422ToRGB_8u_C2C3R@Base 5.0 nppiCbYCr422ToYCbCr411_8u_C2P3R@Base 5.0 nppiCbYCr422ToYCbCr420_8u_C2P2R@Base 5.0 nppiCbYCr422ToYCbCr420_8u_C2P3R@Base 5.0 nppiCbYCr422ToYCbCr422_8u_C2P3R@Base 5.0 nppiCbYCr422ToYCbCr422_8u_C2R@Base 5.0 nppiCbYCr422ToYCrCb420_8u_C2P3R@Base 5.0 nppiColorToGray_16s_AC4C1R@Base 5.5 nppiColorToGray_16s_C3C1R@Base 5.5 nppiColorToGray_16u_AC4C1R@Base 5.5 nppiColorToGray_16u_C3C1R@Base 5.5 nppiColorToGray_32f_AC4C1R@Base 5.5 nppiColorToGray_32f_C3C1R@Base 5.5 nppiColorToGray_8u_AC4C1R@Base 5.5 nppiColorToGray_8u_C3C1R@Base 5.5 nppiColorTwist32f_16s_AC4IR@Base 5.5 nppiColorTwist32f_16s_AC4R@Base 5.5 nppiColorTwist32f_16s_C3IR@Base 5.5 nppiColorTwist32f_16s_C3R@Base 5.5 nppiColorTwist32f_16s_IP3R@Base 5.5 nppiColorTwist32f_16s_P3R@Base 5.5 nppiColorTwist32f_16u_AC4IR@Base 5.5 nppiColorTwist32f_16u_AC4R@Base 5.5 nppiColorTwist32f_16u_C3IR@Base 5.5 nppiColorTwist32f_16u_C3R@Base 5.5 nppiColorTwist32f_16u_IP3R@Base 5.5 nppiColorTwist32f_16u_P3R@Base 5.5 nppiColorTwist32f_8s_AC4IR@Base 5.5 nppiColorTwist32f_8s_AC4R@Base 5.5 nppiColorTwist32f_8s_C3IR@Base 5.5 nppiColorTwist32f_8s_C3R@Base 5.5 nppiColorTwist32f_8s_IP3R@Base 5.5 nppiColorTwist32f_8s_P3R@Base 5.5 nppiColorTwist32f_8u_AC4IR@Base 5.5 nppiColorTwist32f_8u_AC4R@Base 4.0 nppiColorTwist32f_8u_C3IR@Base 5.5 nppiColorTwist32f_8u_C3R@Base 4.0 nppiColorTwist32f_8u_IP3R@Base 5.5 nppiColorTwist32f_8u_P3R@Base 4.0 nppiColorTwist_32f_AC4IR@Base 5.5 nppiColorTwist_32f_AC4R@Base 5.5 nppiColorTwist_32f_C3IR@Base 5.5 nppiColorTwist_32f_C3R@Base 5.5 nppiColorTwist_32f_IP3R@Base 5.5 nppiColorTwist_32f_P3R@Base 5.5 nppiCompColorKey_8u_C1R@Base 5.0 nppiCompColorKey_8u_C3R@Base 5.0 nppiCompColorKey_8u_C4R@Base 5.0 nppiCompareC_16s_AC4R@Base 5.0 nppiCompareC_16s_C1R@Base 5.0 nppiCompareC_16s_C3R@Base 5.0 nppiCompareC_16s_C4R@Base 5.0 nppiCompareC_16u_AC4R@Base 5.0 nppiCompareC_16u_C1R@Base 5.0 nppiCompareC_16u_C3R@Base 5.0 nppiCompareC_16u_C4R@Base 5.0 nppiCompareC_32f_AC4R@Base 5.0 nppiCompareC_32f_C1R@Base 5.0 nppiCompareC_32f_C3R@Base 5.0 nppiCompareC_32f_C4R@Base 5.0 nppiCompareC_8u_AC4R@Base 5.0 nppiCompareC_8u_C1R@Base 5.0 nppiCompareC_8u_C3R@Base 5.0 nppiCompareC_8u_C4R@Base 5.0 nppiCompareEqualEpsC_32f_AC4R@Base 5.0 nppiCompareEqualEpsC_32f_C1R@Base 5.0 nppiCompareEqualEpsC_32f_C3R@Base 5.0 nppiCompareEqualEpsC_32f_C4R@Base 5.0 nppiCompareEqualEps_32f_AC4R@Base 5.0 nppiCompareEqualEps_32f_C1R@Base 5.0 nppiCompareEqualEps_32f_C3R@Base 5.0 nppiCompareEqualEps_32f_C4R@Base 5.0 nppiCompare_16s_AC4R@Base 5.0 nppiCompare_16s_C1R@Base 5.0 nppiCompare_16s_C3R@Base 5.0 nppiCompare_16s_C4R@Base 5.0 nppiCompare_16u_AC4R@Base 5.0 nppiCompare_16u_C1R@Base 5.0 nppiCompare_16u_C3R@Base 5.0 nppiCompare_16u_C4R@Base 5.0 nppiCompare_32f_AC4R@Base 5.0 nppiCompare_32f_C1R@Base 4.0 nppiCompare_32f_C3R@Base 5.0 nppiCompare_32f_C4R@Base 5.0 nppiCompare_8u_AC4R@Base 4.0 nppiCompare_8u_C1R@Base 5.0 nppiCompare_8u_C3R@Base 5.0 nppiCompare_8u_C4R@Base 4.0 nppiConvert_16s16u_C1Rs@Base 5.0 nppiConvert_16s32f_AC4R@Base 5.0 nppiConvert_16s32f_C1R@Base 4.0 nppiConvert_16s32f_C3R@Base 5.0 nppiConvert_16s32f_C4R@Base 5.0 nppiConvert_16s32s_AC4R@Base 5.0 nppiConvert_16s32s_C1R@Base 4.0 nppiConvert_16s32s_C3R@Base 5.0 nppiConvert_16s32s_C4R@Base 5.0 nppiConvert_16s32u_C1Rs@Base 5.0 nppiConvert_16s8s_C1RSfs@Base 5.0 nppiConvert_16s8u_AC4R@Base 4.0 nppiConvert_16s8u_C1R@Base 4.0 nppiConvert_16s8u_C3R@Base 5.0 nppiConvert_16s8u_C4R@Base 4.0 nppiConvert_16u16s_C1RSfs@Base 5.0 nppiConvert_16u32f_AC4R@Base 5.0 nppiConvert_16u32f_C1R@Base 4.0 nppiConvert_16u32f_C3R@Base 5.0 nppiConvert_16u32f_C4R@Base 5.0 nppiConvert_16u32s_AC4R@Base 5.0 nppiConvert_16u32s_C1R@Base 4.0 nppiConvert_16u32s_C3R@Base 5.0 nppiConvert_16u32s_C4R@Base 5.0 nppiConvert_16u32u_C1R@Base 5.0 nppiConvert_16u8s_C1RSfs@Base 5.0 nppiConvert_16u8u_AC4R@Base 4.0 nppiConvert_16u8u_C1R@Base 4.0 nppiConvert_16u8u_C3R@Base 5.0 nppiConvert_16u8u_C4R@Base 4.0 nppiConvert_32f16s_AC4R@Base 5.0 nppiConvert_32f16s_C1R@Base 4.0 nppiConvert_32f16s_C1RSfs@Base 5.0 nppiConvert_32f16s_C3R@Base 5.0 nppiConvert_32f16s_C4R@Base 5.0 nppiConvert_32f16u_AC4R@Base 5.0 nppiConvert_32f16u_C1R@Base 4.0 nppiConvert_32f16u_C1RSfs@Base 5.0 nppiConvert_32f16u_C3R@Base 5.0 nppiConvert_32f16u_C4R@Base 5.0 nppiConvert_32f32s_C1RSfs@Base 5.0 nppiConvert_32f32u_C1RSfs@Base 5.0 nppiConvert_32f8s_AC4R@Base 5.0 nppiConvert_32f8s_C1R@Base 5.0 nppiConvert_32f8s_C1RSfs@Base 5.0 nppiConvert_32f8s_C3R@Base 5.0 nppiConvert_32f8s_C4R@Base 5.0 nppiConvert_32f8u_AC4R@Base 5.0 nppiConvert_32f8u_C1R@Base 4.0 nppiConvert_32f8u_C1RSfs@Base 5.0 nppiConvert_32f8u_C3R@Base 5.0 nppiConvert_32f8u_C4R@Base 5.0 nppiConvert_32s16s_C1RSfs@Base 5.0 nppiConvert_32s16u_C1RSfs@Base 5.0 nppiConvert_32s32f_C1R@Base 5.0 nppiConvert_32s32u_C1Rs@Base 5.0 nppiConvert_32s8s_AC4R@Base 5.0 nppiConvert_32s8s_C1R@Base 5.0 nppiConvert_32s8s_C3R@Base 5.0 nppiConvert_32s8s_C4R@Base 5.0 nppiConvert_32s8u_AC4R@Base 5.0 nppiConvert_32s8u_C1R@Base 5.0 nppiConvert_32s8u_C3R@Base 5.0 nppiConvert_32s8u_C4R@Base 5.0 nppiConvert_32u16s_C1RSfs@Base 5.0 nppiConvert_32u16u_C1RSfs@Base 5.0 nppiConvert_32u32f_C1R@Base 5.0 nppiConvert_32u32s_C1RSfs@Base 5.0 nppiConvert_32u8s_C1RSfs@Base 5.0 nppiConvert_32u8u_C1RSfs@Base 5.0 nppiConvert_8s16s_C1R@Base 5.0 nppiConvert_8s16u_C1Rs@Base 5.0 nppiConvert_8s32f_AC4R@Base 5.0 nppiConvert_8s32f_C1R@Base 5.0 nppiConvert_8s32f_C3R@Base 5.0 nppiConvert_8s32f_C4R@Base 5.0 nppiConvert_8s32s_AC4R@Base 5.0 nppiConvert_8s32s_C1R@Base 5.0 nppiConvert_8s32s_C3R@Base 5.0 nppiConvert_8s32s_C4R@Base 5.0 nppiConvert_8s32u_C1Rs@Base 5.0 nppiConvert_8s8u_C1Rs@Base 5.0 nppiConvert_8u16s_AC4R@Base 4.0 nppiConvert_8u16s_C1R@Base 4.0 nppiConvert_8u16s_C3R@Base 5.0 nppiConvert_8u16s_C4R@Base 4.0 nppiConvert_8u16u_AC4R@Base 4.0 nppiConvert_8u16u_C1R@Base 4.0 nppiConvert_8u16u_C3R@Base 5.0 nppiConvert_8u16u_C4R@Base 4.0 nppiConvert_8u32f_AC4R@Base 5.0 nppiConvert_8u32f_C1R@Base 4.0 nppiConvert_8u32f_C3R@Base 5.0 nppiConvert_8u32f_C4R@Base 5.0 nppiConvert_8u32s_AC4R@Base 5.0 nppiConvert_8u32s_C1R@Base 5.0 nppiConvert_8u32s_C3R@Base 5.0 nppiConvert_8u32s_C4R@Base 5.0 nppiConvert_8u8s_C1RSfs@Base 5.0 nppiCopyConstBorder_16s_AC4R@Base 5.5 nppiCopyConstBorder_16s_C1R@Base 5.5 nppiCopyConstBorder_16s_C3R@Base 5.5 nppiCopyConstBorder_16s_C4R@Base 5.5 nppiCopyConstBorder_16u_AC4R@Base 5.5 nppiCopyConstBorder_16u_C1R@Base 5.5 nppiCopyConstBorder_16u_C3R@Base 5.5 nppiCopyConstBorder_16u_C4R@Base 5.5 nppiCopyConstBorder_32f_AC4R@Base 5.5 nppiCopyConstBorder_32f_C1R@Base 5.5 nppiCopyConstBorder_32f_C3R@Base 5.5 nppiCopyConstBorder_32f_C4R@Base 5.5 nppiCopyConstBorder_32s_AC4R@Base 5.5 nppiCopyConstBorder_32s_C1R@Base 4.0 nppiCopyConstBorder_32s_C3R@Base 5.5 nppiCopyConstBorder_32s_C4R@Base 5.5 nppiCopyConstBorder_8u_AC4R@Base 4.0 nppiCopyConstBorder_8u_C1R@Base 4.0 nppiCopyConstBorder_8u_C3R@Base 5.5 nppiCopyConstBorder_8u_C4R@Base 4.0 nppiCopyReplicateBorder_16s_AC4R@Base 5.5 nppiCopyReplicateBorder_16s_C1R@Base 5.5 nppiCopyReplicateBorder_16s_C3R@Base 5.5 nppiCopyReplicateBorder_16s_C4R@Base 5.5 nppiCopyReplicateBorder_16u_AC4R@Base 5.5 nppiCopyReplicateBorder_16u_C1R@Base 5.5 nppiCopyReplicateBorder_16u_C3R@Base 5.5 nppiCopyReplicateBorder_16u_C4R@Base 5.5 nppiCopyReplicateBorder_32f_AC4R@Base 5.5 nppiCopyReplicateBorder_32f_C1R@Base 5.5 nppiCopyReplicateBorder_32f_C3R@Base 5.5 nppiCopyReplicateBorder_32f_C4R@Base 5.5 nppiCopyReplicateBorder_32s_AC4R@Base 5.5 nppiCopyReplicateBorder_32s_C1R@Base 5.5 nppiCopyReplicateBorder_32s_C3R@Base 5.5 nppiCopyReplicateBorder_32s_C4R@Base 5.5 nppiCopyReplicateBorder_8u_AC4R@Base 5.5 nppiCopyReplicateBorder_8u_C1R@Base 5.5 nppiCopyReplicateBorder_8u_C3R@Base 5.5 nppiCopyReplicateBorder_8u_C4R@Base 5.5 nppiCopySubpix_16s_AC4R@Base 5.5 nppiCopySubpix_16s_C1R@Base 5.5 nppiCopySubpix_16s_C3R@Base 5.5 nppiCopySubpix_16s_C4R@Base 5.5 nppiCopySubpix_16u_AC4R@Base 5.5 nppiCopySubpix_16u_C1R@Base 5.5 nppiCopySubpix_16u_C3R@Base 5.5 nppiCopySubpix_16u_C4R@Base 5.5 nppiCopySubpix_32f_AC4R@Base 5.5 nppiCopySubpix_32f_C1R@Base 5.5 nppiCopySubpix_32f_C3R@Base 5.5 nppiCopySubpix_32f_C4R@Base 5.5 nppiCopySubpix_32s_AC4R@Base 5.5 nppiCopySubpix_32s_C1R@Base 5.5 nppiCopySubpix_32s_C3R@Base 5.5 nppiCopySubpix_32s_C4R@Base 5.5 nppiCopySubpix_8u_AC4R@Base 5.5 nppiCopySubpix_8u_C1R@Base 5.5 nppiCopySubpix_8u_C3R@Base 5.5 nppiCopySubpix_8u_C4R@Base 5.5 nppiCopyWrapBorder_16s_AC4R@Base 5.5 nppiCopyWrapBorder_16s_C1R@Base 5.5 nppiCopyWrapBorder_16s_C3R@Base 5.5 nppiCopyWrapBorder_16s_C4R@Base 5.5 nppiCopyWrapBorder_16u_AC4R@Base 5.5 nppiCopyWrapBorder_16u_C1R@Base 5.5 nppiCopyWrapBorder_16u_C3R@Base 5.5 nppiCopyWrapBorder_16u_C4R@Base 5.5 nppiCopyWrapBorder_32f_AC4R@Base 5.5 nppiCopyWrapBorder_32f_C1R@Base 5.5 nppiCopyWrapBorder_32f_C3R@Base 5.5 nppiCopyWrapBorder_32f_C4R@Base 5.5 nppiCopyWrapBorder_32s_AC4R@Base 5.5 nppiCopyWrapBorder_32s_C1R@Base 5.5 nppiCopyWrapBorder_32s_C3R@Base 5.5 nppiCopyWrapBorder_32s_C4R@Base 5.5 nppiCopyWrapBorder_8u_AC4R@Base 5.5 nppiCopyWrapBorder_8u_C1R@Base 5.5 nppiCopyWrapBorder_8u_C3R@Base 5.5 nppiCopyWrapBorder_8u_C4R@Base 5.5 nppiCopy_16s_AC4MR@Base 4.1 nppiCopy_16s_AC4R@Base 4.0 nppiCopy_16s_C1C3R@Base 4.1 nppiCopy_16s_C1C4R@Base 4.1 nppiCopy_16s_C1MR@Base 4.1 nppiCopy_16s_C1R@Base 4.0 nppiCopy_16s_C3C1R@Base 4.1 nppiCopy_16s_C3CR@Base 4.1 nppiCopy_16s_C3MR@Base 4.1 nppiCopy_16s_C3P3R@Base 4.1 nppiCopy_16s_C3R@Base 5.5 nppiCopy_16s_C4C1R@Base 4.1 nppiCopy_16s_C4CR@Base 4.1 nppiCopy_16s_C4MR@Base 4.1 nppiCopy_16s_C4P4R@Base 4.1 nppiCopy_16s_C4R@Base 4.0 nppiCopy_16s_P3C3R@Base 4.1 nppiCopy_16s_P4C4R@Base 4.1 nppiCopy_16sc_AC4R@Base 4.1 nppiCopy_16sc_C1R@Base 4.1 nppiCopy_16sc_C2R@Base 4.1 nppiCopy_16sc_C3R@Base 4.1 nppiCopy_16sc_C4R@Base 4.1 nppiCopy_16u_AC4MR@Base 4.1 nppiCopy_16u_AC4R@Base 4.0 nppiCopy_16u_C1C3R@Base 4.1 nppiCopy_16u_C1C4R@Base 4.1 nppiCopy_16u_C1MR@Base 4.1 nppiCopy_16u_C1R@Base 4.0 nppiCopy_16u_C3C1R@Base 4.1 nppiCopy_16u_C3CR@Base 4.1 nppiCopy_16u_C3MR@Base 4.1 nppiCopy_16u_C3P3R@Base 4.1 nppiCopy_16u_C3R@Base 5.5 nppiCopy_16u_C4C1R@Base 4.1 nppiCopy_16u_C4CR@Base 4.1 nppiCopy_16u_C4MR@Base 4.1 nppiCopy_16u_C4P4R@Base 4.1 nppiCopy_16u_C4R@Base 4.0 nppiCopy_16u_P3C3R@Base 4.1 nppiCopy_16u_P4C4R@Base 4.1 nppiCopy_32f_AC4MR@Base 4.1 nppiCopy_32f_AC4R@Base 4.0 nppiCopy_32f_C1C3R@Base 4.1 nppiCopy_32f_C1C4R@Base 4.1 nppiCopy_32f_C1MR@Base 4.1 nppiCopy_32f_C1R@Base 4.0 nppiCopy_32f_C3C1R@Base 4.1 nppiCopy_32f_C3CR@Base 4.1 nppiCopy_32f_C3MR@Base 4.1 nppiCopy_32f_C3P3R@Base 4.1 nppiCopy_32f_C3R@Base 5.5 nppiCopy_32f_C4C1R@Base 4.1 nppiCopy_32f_C4CR@Base 4.1 nppiCopy_32f_C4MR@Base 4.1 nppiCopy_32f_C4P4R@Base 4.1 nppiCopy_32f_C4R@Base 4.0 nppiCopy_32f_P3C3R@Base 4.1 nppiCopy_32f_P4C4R@Base 4.1 nppiCopy_32fc_AC4R@Base 4.1 nppiCopy_32fc_C1R@Base 4.1 nppiCopy_32fc_C2R@Base 4.1 nppiCopy_32fc_C3R@Base 4.1 nppiCopy_32fc_C4R@Base 4.1 nppiCopy_32s_AC4MR@Base 4.1 nppiCopy_32s_AC4R@Base 4.0 nppiCopy_32s_C1C3R@Base 4.1 nppiCopy_32s_C1C4R@Base 4.1 nppiCopy_32s_C1MR@Base 4.1 nppiCopy_32s_C1R@Base 4.0 nppiCopy_32s_C3C1R@Base 4.1 nppiCopy_32s_C3CR@Base 4.1 nppiCopy_32s_C3MR@Base 4.1 nppiCopy_32s_C3P3R@Base 4.1 nppiCopy_32s_C3R@Base 5.5 nppiCopy_32s_C4C1R@Base 4.1 nppiCopy_32s_C4CR@Base 4.1 nppiCopy_32s_C4MR@Base 4.1 nppiCopy_32s_C4P4R@Base 4.1 nppiCopy_32s_C4R@Base 4.0 nppiCopy_32s_P3C3R@Base 4.1 nppiCopy_32s_P4C4R@Base 4.1 nppiCopy_32sc_AC4R@Base 4.1 nppiCopy_32sc_C1R@Base 4.1 nppiCopy_32sc_C2R@Base 4.1 nppiCopy_32sc_C3R@Base 4.1 nppiCopy_32sc_C4R@Base 4.1 nppiCopy_8s_AC4R@Base 4.1 nppiCopy_8s_C1R@Base 4.1 nppiCopy_8s_C2R@Base 4.1 nppiCopy_8s_C3R@Base 4.1 nppiCopy_8s_C4R@Base 4.1 nppiCopy_8u_AC4MR@Base 4.1 nppiCopy_8u_AC4R@Base 4.0 nppiCopy_8u_C1C3R@Base 4.1 nppiCopy_8u_C1C4R@Base 4.1 nppiCopy_8u_C1MR@Base 4.1 nppiCopy_8u_C1R@Base 4.0 nppiCopy_8u_C3C1R@Base 4.1 nppiCopy_8u_C3CR@Base 4.1 nppiCopy_8u_C3MR@Base 4.1 nppiCopy_8u_C3P3R@Base 4.1 nppiCopy_8u_C3R@Base 5.5 nppiCopy_8u_C4C1R@Base 4.1 nppiCopy_8u_C4CR@Base 4.1 nppiCopy_8u_C4MR@Base 4.1 nppiCopy_8u_C4P4R@Base 4.1 nppiCopy_8u_C4R@Base 4.0 nppiCopy_8u_P3C3R@Base 4.1 nppiCopy_8u_P4C4R@Base 4.1 nppiCountInRangeGetBufferHostSize_32f_AC4R@Base 5.5 nppiCountInRangeGetBufferHostSize_32f_C1R@Base 5.5 nppiCountInRangeGetBufferHostSize_32f_C3R@Base 5.5 nppiCountInRangeGetBufferHostSize_8u_AC4R@Base 5.5 nppiCountInRangeGetBufferHostSize_8u_C1R@Base 5.5 nppiCountInRangeGetBufferHostSize_8u_C3R@Base 5.5 nppiCountInRange_32f_AC4R@Base 5.5 nppiCountInRange_32f_C1R@Base 5.5 nppiCountInRange_32f_C3R@Base 5.5 nppiCountInRange_8u_AC4R@Base 5.5 nppiCountInRange_8u_C1R@Base 5.5 nppiCountInRange_8u_C3R@Base 5.5 nppiCrossCorrFull_NormLevel_16u32f_AC4R@Base 5.5 nppiCrossCorrFull_NormLevel_16u32f_C1R@Base 5.5 nppiCrossCorrFull_NormLevel_16u32f_C3R@Base 5.5 nppiCrossCorrFull_NormLevel_16u32f_C4R@Base 5.5 nppiCrossCorrFull_NormLevel_32f_AC4R@Base 5.5 nppiCrossCorrFull_NormLevel_32f_C1R@Base 5.5 nppiCrossCorrFull_NormLevel_32f_C3R@Base 5.5 nppiCrossCorrFull_NormLevel_32f_C4R@Base 5.5 nppiCrossCorrFull_NormLevel_8s32f_AC4R@Base 5.5 nppiCrossCorrFull_NormLevel_8s32f_C1R@Base 5.5 nppiCrossCorrFull_NormLevel_8s32f_C3R@Base 5.5 nppiCrossCorrFull_NormLevel_8s32f_C4R@Base 5.5 nppiCrossCorrFull_NormLevel_8u32f_AC4R@Base 5.5 nppiCrossCorrFull_NormLevel_8u32f_C1R@Base 5.5 nppiCrossCorrFull_NormLevel_8u32f_C3R@Base 5.5 nppiCrossCorrFull_NormLevel_8u32f_C4R@Base 5.5 nppiCrossCorrFull_NormLevel_8u_AC4RSfs@Base 5.5 nppiCrossCorrFull_NormLevel_8u_C1RSfs@Base 5.5 nppiCrossCorrFull_NormLevel_8u_C3RSfs@Base 5.5 nppiCrossCorrFull_NormLevel_8u_C4RSfs@Base 5.5 nppiCrossCorrFull_Norm_16u32f_AC4R@Base 5.5 nppiCrossCorrFull_Norm_16u32f_C1R@Base 5.5 nppiCrossCorrFull_Norm_16u32f_C3R@Base 5.5 nppiCrossCorrFull_Norm_16u32f_C4R@Base 5.5 nppiCrossCorrFull_Norm_32f_AC4R@Base 5.5 nppiCrossCorrFull_Norm_32f_C1R@Base 5.5 nppiCrossCorrFull_Norm_32f_C3R@Base 5.5 nppiCrossCorrFull_Norm_32f_C4R@Base 5.5 nppiCrossCorrFull_Norm_8s32f_AC4R@Base 5.5 nppiCrossCorrFull_Norm_8s32f_C1R@Base 5.5 nppiCrossCorrFull_Norm_8s32f_C3R@Base 5.5 nppiCrossCorrFull_Norm_8s32f_C4R@Base 5.5 nppiCrossCorrFull_Norm_8u32f_AC4R@Base 5.5 nppiCrossCorrFull_Norm_8u32f_C1R@Base 5.5 nppiCrossCorrFull_Norm_8u32f_C3R@Base 5.5 nppiCrossCorrFull_Norm_8u32f_C4R@Base 5.5 nppiCrossCorrFull_Norm_8u_AC4RSfs@Base 5.5 nppiCrossCorrFull_Norm_8u_C1RSfs@Base 5.5 nppiCrossCorrFull_Norm_8u_C3RSfs@Base 5.5 nppiCrossCorrFull_Norm_8u_C4RSfs@Base 5.5 nppiCrossCorrSame_NormLevel_16u32f_AC4R@Base 5.5 nppiCrossCorrSame_NormLevel_16u32f_C1R@Base 5.5 nppiCrossCorrSame_NormLevel_16u32f_C3R@Base 5.5 nppiCrossCorrSame_NormLevel_16u32f_C4R@Base 5.5 nppiCrossCorrSame_NormLevel_32f_AC4R@Base 5.5 nppiCrossCorrSame_NormLevel_32f_C1R@Base 5.5 nppiCrossCorrSame_NormLevel_32f_C3R@Base 5.5 nppiCrossCorrSame_NormLevel_32f_C4R@Base 5.5 nppiCrossCorrSame_NormLevel_8s32f_AC4R@Base 5.5 nppiCrossCorrSame_NormLevel_8s32f_C1R@Base 5.5 nppiCrossCorrSame_NormLevel_8s32f_C3R@Base 5.5 nppiCrossCorrSame_NormLevel_8s32f_C4R@Base 5.5 nppiCrossCorrSame_NormLevel_8u32f_AC4R@Base 5.5 nppiCrossCorrSame_NormLevel_8u32f_C1R@Base 5.5 nppiCrossCorrSame_NormLevel_8u32f_C3R@Base 5.5 nppiCrossCorrSame_NormLevel_8u32f_C4R@Base 5.5 nppiCrossCorrSame_NormLevel_8u_AC4RSfs@Base 5.5 nppiCrossCorrSame_NormLevel_8u_C1RSfs@Base 5.5 nppiCrossCorrSame_NormLevel_8u_C3RSfs@Base 5.5 nppiCrossCorrSame_NormLevel_8u_C4RSfs@Base 5.5 nppiCrossCorrSame_Norm_16u32f_AC4R@Base 5.5 nppiCrossCorrSame_Norm_16u32f_C1R@Base 5.5 nppiCrossCorrSame_Norm_16u32f_C3R@Base 5.5 nppiCrossCorrSame_Norm_16u32f_C4R@Base 5.5 nppiCrossCorrSame_Norm_32f_AC4R@Base 5.5 nppiCrossCorrSame_Norm_32f_C1R@Base 5.5 nppiCrossCorrSame_Norm_32f_C3R@Base 5.5 nppiCrossCorrSame_Norm_32f_C4R@Base 5.5 nppiCrossCorrSame_Norm_8s32f_AC4R@Base 5.5 nppiCrossCorrSame_Norm_8s32f_C1R@Base 5.5 nppiCrossCorrSame_Norm_8s32f_C3R@Base 5.5 nppiCrossCorrSame_Norm_8s32f_C4R@Base 5.5 nppiCrossCorrSame_Norm_8u32f_AC4R@Base 5.5 nppiCrossCorrSame_Norm_8u32f_C1R@Base 5.5 nppiCrossCorrSame_Norm_8u32f_C3R@Base 5.5 nppiCrossCorrSame_Norm_8u32f_C4R@Base 5.5 nppiCrossCorrSame_Norm_8u_AC4RSfs@Base 5.5 nppiCrossCorrSame_Norm_8u_C1RSfs@Base 5.5 nppiCrossCorrSame_Norm_8u_C3RSfs@Base 5.5 nppiCrossCorrSame_Norm_8u_C4RSfs@Base 5.5 nppiCrossCorrValid_16u32f_C1R@Base 5.5 nppiCrossCorrValid_32f_C1R@Base 5.5 nppiCrossCorrValid_8s32f_C1R@Base 5.5 nppiCrossCorrValid_8u32f_C1R@Base 5.5 nppiCrossCorrValid_NormLevel_16u32f_AC4R@Base 5.5 nppiCrossCorrValid_NormLevel_16u32f_C1R@Base 5.5 nppiCrossCorrValid_NormLevel_16u32f_C3R@Base 5.5 nppiCrossCorrValid_NormLevel_16u32f_C4R@Base 5.5 nppiCrossCorrValid_NormLevel_32f_AC4R@Base 5.5 nppiCrossCorrValid_NormLevel_32f_C1R@Base 5.5 nppiCrossCorrValid_NormLevel_32f_C3R@Base 5.5 nppiCrossCorrValid_NormLevel_32f_C4R@Base 5.5 nppiCrossCorrValid_NormLevel_8s32f_AC4R@Base 5.5 nppiCrossCorrValid_NormLevel_8s32f_C1R@Base 5.5 nppiCrossCorrValid_NormLevel_8s32f_C3R@Base 5.5 nppiCrossCorrValid_NormLevel_8s32f_C4R@Base 5.5 nppiCrossCorrValid_NormLevel_8u32f_AC4R@Base 5.5 nppiCrossCorrValid_NormLevel_8u32f_C1R@Base 5.5 nppiCrossCorrValid_NormLevel_8u32f_C3R@Base 5.5 nppiCrossCorrValid_NormLevel_8u32f_C4R@Base 5.5 nppiCrossCorrValid_NormLevel_8u_AC4RSfs@Base 5.5 nppiCrossCorrValid_NormLevel_8u_C1RSfs@Base 5.5 nppiCrossCorrValid_NormLevel_8u_C3RSfs@Base 5.5 nppiCrossCorrValid_NormLevel_8u_C4RSfs@Base 5.5 nppiCrossCorrValid_Norm_16u32f_AC4R@Base 5.5 nppiCrossCorrValid_Norm_16u32f_C1R@Base 5.5 nppiCrossCorrValid_Norm_16u32f_C3R@Base 5.5 nppiCrossCorrValid_Norm_16u32f_C4R@Base 5.5 nppiCrossCorrValid_Norm_32f_AC4R@Base 5.5 nppiCrossCorrValid_Norm_32f_C1R@Base 5.5 nppiCrossCorrValid_Norm_32f_C3R@Base 5.5 nppiCrossCorrValid_Norm_32f_C4R@Base 5.5 nppiCrossCorrValid_Norm_8s32f_AC4R@Base 5.5 nppiCrossCorrValid_Norm_8s32f_C1R@Base 5.5 nppiCrossCorrValid_Norm_8s32f_C3R@Base 5.5 nppiCrossCorrValid_Norm_8s32f_C4R@Base 5.5 nppiCrossCorrValid_Norm_8u32f_AC4R@Base 5.5 nppiCrossCorrValid_Norm_8u32f_C1R@Base 5.5 nppiCrossCorrValid_Norm_8u32f_C3R@Base 5.5 nppiCrossCorrValid_Norm_8u32f_C4R@Base 5.5 nppiCrossCorrValid_Norm_8u_AC4RSfs@Base 5.5 nppiCrossCorrValid_Norm_8u_C1RSfs@Base 5.5 nppiCrossCorrValid_Norm_8u_C3RSfs@Base 5.5 nppiCrossCorrValid_Norm_8u_C4RSfs@Base 5.5 nppiDCTFree@Base 5.5 nppiDCTInitAlloc@Base 5.5 nppiDCTQuantFwd8x8LS_JPEG_8u16s_C1R@Base 4.0 nppiDCTQuantFwd8x8LS_JPEG_8u16s_C1R_NEW@Base 5.5 nppiDCTQuantInv8x8LS_JPEG_16s8u_C1R@Base 4.0 nppiDCTQuantInv8x8LS_JPEG_16s8u_C1R_NEW@Base 5.5 nppiDecodeHuffmanScanHost_JPEG_8u16s_P1R@Base 5.5 nppiDecodeHuffmanScanHost_JPEG_8u16s_P3R@Base 5.5 nppiDecodeHuffmanSpecFreeHost_JPEG@Base 5.5 nppiDecodeHuffmanSpecGetBufSize_JPEG@Base 5.5 nppiDecodeHuffmanSpecInitAllocHost_JPEG@Base 5.5 nppiDecodeHuffmanSpecInitHost_JPEG@Base 5.5 nppiDilate3x3_16u_AC4R@Base 5.5 nppiDilate3x3_16u_C1R@Base 5.5 nppiDilate3x3_16u_C3R@Base 5.5 nppiDilate3x3_16u_C4R@Base 5.5 nppiDilate3x3_32f_AC4R@Base 5.5 nppiDilate3x3_32f_C1R@Base 5.5 nppiDilate3x3_32f_C3R@Base 5.5 nppiDilate3x3_32f_C4R@Base 5.5 nppiDilate3x3_64f_C1R@Base 5.5 nppiDilate3x3_8u_AC4R@Base 5.5 nppiDilate3x3_8u_C1R@Base 5.5 nppiDilate3x3_8u_C3R@Base 5.5 nppiDilate3x3_8u_C4R@Base 5.5 nppiDilate_16u_AC4R@Base 5.5 nppiDilate_16u_C1R@Base 5.5 nppiDilate_16u_C3R@Base 5.5 nppiDilate_16u_C4R@Base 5.5 nppiDilate_32f_AC4R@Base 5.5 nppiDilate_32f_C1R@Base 5.5 nppiDilate_32f_C3R@Base 5.5 nppiDilate_32f_C4R@Base 5.5 nppiDilate_8u_AC4R@Base 5.5 nppiDilate_8u_C1R@Base 4.0 nppiDilate_8u_C3R@Base 5.5 nppiDilate_8u_C4R@Base 4.0 nppiDivC_16s_AC4IRSfs@Base 4.1 nppiDivC_16s_AC4RSfs@Base 4.1 nppiDivC_16s_C1IRSfs@Base 4.1 nppiDivC_16s_C1RSfs@Base 4.1 nppiDivC_16s_C3IRSfs@Base 4.1 nppiDivC_16s_C3RSfs@Base 4.1 nppiDivC_16s_C4IRSfs@Base 4.1 nppiDivC_16s_C4RSfs@Base 4.1 nppiDivC_16sc_AC4IRSfs@Base 4.1 nppiDivC_16sc_AC4RSfs@Base 4.1 nppiDivC_16sc_C1IRSfs@Base 4.1 nppiDivC_16sc_C1RSfs@Base 4.1 nppiDivC_16sc_C3IRSfs@Base 4.1 nppiDivC_16sc_C3RSfs@Base 4.1 nppiDivC_16u_AC4IRSfs@Base 4.1 nppiDivC_16u_AC4RSfs@Base 4.1 nppiDivC_16u_C1IRSfs@Base 4.1 nppiDivC_16u_C1RSfs@Base 4.1 nppiDivC_16u_C3IRSfs@Base 4.1 nppiDivC_16u_C3RSfs@Base 4.1 nppiDivC_16u_C4IRSfs@Base 4.1 nppiDivC_16u_C4RSfs@Base 4.1 nppiDivC_32f_AC4IR@Base 4.1 nppiDivC_32f_AC4R@Base 4.1 nppiDivC_32f_C1IR@Base 4.1 nppiDivC_32f_C1R@Base 4.0 nppiDivC_32f_C3IR@Base 4.1 nppiDivC_32f_C3R@Base 4.1 nppiDivC_32f_C4IR@Base 4.1 nppiDivC_32f_C4R@Base 4.1 nppiDivC_32fc_AC4IR@Base 4.1 nppiDivC_32fc_AC4R@Base 4.1 nppiDivC_32fc_C1IR@Base 4.1 nppiDivC_32fc_C1R@Base 4.0 nppiDivC_32fc_C3IR@Base 4.1 nppiDivC_32fc_C3R@Base 4.1 nppiDivC_32fc_C4IR@Base 4.1 nppiDivC_32fc_C4R@Base 4.1 nppiDivC_32s_C1IRSfs@Base 4.1 nppiDivC_32s_C1RSfs@Base 4.1 nppiDivC_32s_C3IRSfs@Base 4.1 nppiDivC_32s_C3RSfs@Base 4.1 nppiDivC_32sc_AC4IRSfs@Base 4.1 nppiDivC_32sc_AC4RSfs@Base 4.1 nppiDivC_32sc_C1IRSfs@Base 4.1 nppiDivC_32sc_C1RSfs@Base 4.1 nppiDivC_32sc_C3IRSfs@Base 4.1 nppiDivC_32sc_C3RSfs@Base 4.1 nppiDivC_8u_AC4IRSfs@Base 4.1 nppiDivC_8u_AC4RSfs@Base 4.1 nppiDivC_8u_C1IRSfs@Base 4.1 nppiDivC_8u_C1RSfs@Base 4.1 nppiDivC_8u_C3IRSfs@Base 4.1 nppiDivC_8u_C3RSfs@Base 4.1 nppiDivC_8u_C4IRSfs@Base 4.1 nppiDivC_8u_C4RSfs@Base 4.1 nppiDiv_16s_AC4IRSfs@Base 4.1 nppiDiv_16s_AC4RSfs@Base 4.1 nppiDiv_16s_C1IRSfs@Base 4.1 nppiDiv_16s_C1RSfs@Base 4.1 nppiDiv_16s_C3IRSfs@Base 4.1 nppiDiv_16s_C3RSfs@Base 4.1 nppiDiv_16s_C4IRSfs@Base 4.1 nppiDiv_16s_C4RSfs@Base 4.1 nppiDiv_16sc_AC4IRSfs@Base 4.1 nppiDiv_16sc_AC4RSfs@Base 4.1 nppiDiv_16sc_C1IRSfs@Base 4.1 nppiDiv_16sc_C1RSfs@Base 4.1 nppiDiv_16sc_C3IRSfs@Base 4.1 nppiDiv_16sc_C3RSfs@Base 4.1 nppiDiv_16u_AC4IRSfs@Base 4.1 nppiDiv_16u_AC4RSfs@Base 4.1 nppiDiv_16u_C1IRSfs@Base 4.1 nppiDiv_16u_C1RSfs@Base 4.1 nppiDiv_16u_C3IRSfs@Base 4.1 nppiDiv_16u_C3RSfs@Base 4.1 nppiDiv_16u_C4IRSfs@Base 4.1 nppiDiv_16u_C4RSfs@Base 4.1 nppiDiv_32f_AC4IR@Base 4.1 nppiDiv_32f_AC4R@Base 4.1 nppiDiv_32f_C1IR@Base 4.1 nppiDiv_32f_C1R@Base 4.0 nppiDiv_32f_C3IR@Base 4.1 nppiDiv_32f_C3R@Base 4.1 nppiDiv_32f_C4IR@Base 4.1 nppiDiv_32f_C4R@Base 4.1 nppiDiv_32fc_AC4IR@Base 4.1 nppiDiv_32fc_AC4R@Base 4.1 nppiDiv_32fc_C1IR@Base 4.1 nppiDiv_32fc_C1R@Base 4.1 nppiDiv_32fc_C3IR@Base 4.1 nppiDiv_32fc_C3R@Base 4.1 nppiDiv_32fc_C4IR@Base 4.1 nppiDiv_32fc_C4R@Base 4.1 nppiDiv_32s_C1IRSfs@Base 4.1 nppiDiv_32s_C1R@Base 4.0 nppiDiv_32s_C1RSfs@Base 4.1 nppiDiv_32s_C3IRSfs@Base 4.1 nppiDiv_32s_C3RSfs@Base 4.1 nppiDiv_32sc_AC4IRSfs@Base 4.1 nppiDiv_32sc_AC4RSfs@Base 4.1 nppiDiv_32sc_C1IRSfs@Base 4.1 nppiDiv_32sc_C1RSfs@Base 4.1 nppiDiv_32sc_C3IRSfs@Base 4.1 nppiDiv_32sc_C3RSfs@Base 4.1 nppiDiv_8u_AC4IRSfs@Base 4.1 nppiDiv_8u_AC4RSfs@Base 4.0 nppiDiv_8u_C1IRSfs@Base 4.1 nppiDiv_8u_C1RSfs@Base 4.0 nppiDiv_8u_C3IRSfs@Base 4.1 nppiDiv_8u_C3RSfs@Base 4.1 nppiDiv_8u_C4IRSfs@Base 4.1 nppiDiv_8u_C4RSfs@Base 4.0 nppiDiv_Round_16s_AC4IRSfs@Base 4.1 nppiDiv_Round_16s_AC4RSfs@Base 4.1 nppiDiv_Round_16s_C1IRSfs@Base 4.1 nppiDiv_Round_16s_C1RSfs@Base 4.1 nppiDiv_Round_16s_C3IRSfs@Base 4.1 nppiDiv_Round_16s_C3RSfs@Base 4.1 nppiDiv_Round_16s_C4IRSfs@Base 4.1 nppiDiv_Round_16s_C4RSfs@Base 4.1 nppiDiv_Round_16u_AC4IRSfs@Base 4.1 nppiDiv_Round_16u_AC4RSfs@Base 4.1 nppiDiv_Round_16u_C1IRSfs@Base 4.1 nppiDiv_Round_16u_C1RSfs@Base 4.1 nppiDiv_Round_16u_C3IRSfs@Base 4.1 nppiDiv_Round_16u_C3RSfs@Base 4.1 nppiDiv_Round_16u_C4IRSfs@Base 4.1 nppiDiv_Round_16u_C4RSfs@Base 4.1 nppiDiv_Round_8u_AC4IRSfs@Base 4.1 nppiDiv_Round_8u_AC4RSfs@Base 4.1 nppiDiv_Round_8u_C1IRSfs@Base 4.1 nppiDiv_Round_8u_C1RSfs@Base 4.1 nppiDiv_Round_8u_C3IRSfs@Base 4.1 nppiDiv_Round_8u_C3RSfs@Base 4.1 nppiDiv_Round_8u_C4IRSfs@Base 4.1 nppiDiv_Round_8u_C4RSfs@Base 4.1 nppiDotProdGetBufferHostSize_16s64f_AC4R@Base 5.5 nppiDotProdGetBufferHostSize_16s64f_C1R@Base 5.5 nppiDotProdGetBufferHostSize_16s64f_C3R@Base 5.5 nppiDotProdGetBufferHostSize_16s64f_C4R@Base 5.5 nppiDotProdGetBufferHostSize_16u64f_AC4R@Base 5.5 nppiDotProdGetBufferHostSize_16u64f_C1R@Base 5.5 nppiDotProdGetBufferHostSize_16u64f_C3R@Base 5.5 nppiDotProdGetBufferHostSize_16u64f_C4R@Base 5.5 nppiDotProdGetBufferHostSize_32f64f_AC4R@Base 5.5 nppiDotProdGetBufferHostSize_32f64f_C1R@Base 5.5 nppiDotProdGetBufferHostSize_32f64f_C3R@Base 5.5 nppiDotProdGetBufferHostSize_32f64f_C4R@Base 5.5 nppiDotProdGetBufferHostSize_32s64f_AC4R@Base 5.5 nppiDotProdGetBufferHostSize_32s64f_C1R@Base 5.5 nppiDotProdGetBufferHostSize_32s64f_C3R@Base 5.5 nppiDotProdGetBufferHostSize_32s64f_C4R@Base 5.5 nppiDotProdGetBufferHostSize_32u64f_AC4R@Base 5.5 nppiDotProdGetBufferHostSize_32u64f_C1R@Base 5.5 nppiDotProdGetBufferHostSize_32u64f_C3R@Base 5.5 nppiDotProdGetBufferHostSize_32u64f_C4R@Base 5.5 nppiDotProdGetBufferHostSize_8s64f_AC4R@Base 5.5 nppiDotProdGetBufferHostSize_8s64f_C1R@Base 5.5 nppiDotProdGetBufferHostSize_8s64f_C3R@Base 5.5 nppiDotProdGetBufferHostSize_8s64f_C4R@Base 5.5 nppiDotProdGetBufferHostSize_8u64f_AC4R@Base 5.5 nppiDotProdGetBufferHostSize_8u64f_C1R@Base 5.5 nppiDotProdGetBufferHostSize_8u64f_C3R@Base 5.5 nppiDotProdGetBufferHostSize_8u64f_C4R@Base 5.5 nppiDotProd_16s64f_AC4R@Base 5.5 nppiDotProd_16s64f_C1R@Base 5.5 nppiDotProd_16s64f_C3R@Base 5.5 nppiDotProd_16s64f_C4R@Base 5.5 nppiDotProd_16u64f_AC4R@Base 5.5 nppiDotProd_16u64f_C1R@Base 5.5 nppiDotProd_16u64f_C3R@Base 5.5 nppiDotProd_16u64f_C4R@Base 5.5 nppiDotProd_32f64f_AC4R@Base 5.5 nppiDotProd_32f64f_C1R@Base 5.5 nppiDotProd_32f64f_C3R@Base 5.5 nppiDotProd_32f64f_C4R@Base 5.5 nppiDotProd_32s64f_AC4R@Base 5.5 nppiDotProd_32s64f_C1R@Base 5.5 nppiDotProd_32s64f_C3R@Base 5.5 nppiDotProd_32s64f_C4R@Base 5.5 nppiDotProd_32u64f_AC4R@Base 5.5 nppiDotProd_32u64f_C1R@Base 5.5 nppiDotProd_32u64f_C3R@Base 5.5 nppiDotProd_32u64f_C4R@Base 5.5 nppiDotProd_8s64f_AC4R@Base 5.5 nppiDotProd_8s64f_C1R@Base 5.5 nppiDotProd_8s64f_C3R@Base 5.5 nppiDotProd_8s64f_C4R@Base 5.5 nppiDotProd_8u64f_AC4R@Base 5.5 nppiDotProd_8u64f_C1R@Base 5.5 nppiDotProd_8u64f_C3R@Base 5.5 nppiDotProd_8u64f_C4R@Base 5.5 nppiDup_16s_C1AC4R@Base 5.5 nppiDup_16s_C1C3R@Base 5.5 nppiDup_16s_C1C4R@Base 5.5 nppiDup_16u_C1AC4R@Base 5.5 nppiDup_16u_C1C3R@Base 5.5 nppiDup_16u_C1C4R@Base 5.5 nppiDup_32f_C1AC4R@Base 5.5 nppiDup_32f_C1C3R@Base 5.5 nppiDup_32f_C1C4R@Base 5.5 nppiDup_32s_C1AC4R@Base 5.5 nppiDup_32s_C1C3R@Base 5.5 nppiDup_32s_C1C4R@Base 5.5 nppiDup_8u_C1AC4R@Base 5.5 nppiDup_8u_C1C3R@Base 5.5 nppiDup_8u_C1C4R@Base 5.5 nppiEncodeHuffmanGetSize@Base 5.5 nppiEncodeHuffmanScan_JPEG_8u16s_P1R@Base 5.5 nppiEncodeHuffmanScan_JPEG_8u16s_P3R@Base 5.5 nppiEncodeHuffmanSpecFree_JPEG@Base 5.5 nppiEncodeHuffmanSpecGetBufSize_JPEG@Base 5.5 nppiEncodeHuffmanSpecInitAlloc_JPEG@Base 5.5 nppiEncodeHuffmanSpecInit_JPEG@Base 5.5 nppiErode3x3_16u_AC4R@Base 5.5 nppiErode3x3_16u_C1R@Base 5.5 nppiErode3x3_16u_C3R@Base 5.5 nppiErode3x3_16u_C4R@Base 5.5 nppiErode3x3_32f_AC4R@Base 5.5 nppiErode3x3_32f_C1R@Base 5.5 nppiErode3x3_32f_C3R@Base 5.5 nppiErode3x3_32f_C4R@Base 5.5 nppiErode3x3_64f_C1R@Base 5.5 nppiErode3x3_8u_AC4R@Base 5.5 nppiErode3x3_8u_C1R@Base 5.5 nppiErode3x3_8u_C3R@Base 5.5 nppiErode3x3_8u_C4R@Base 5.5 nppiErode_16u_AC4R@Base 5.5 nppiErode_16u_C1R@Base 5.5 nppiErode_16u_C3R@Base 5.5 nppiErode_16u_C4R@Base 5.5 nppiErode_32f_AC4R@Base 5.5 nppiErode_32f_C1R@Base 5.5 nppiErode_32f_C3R@Base 5.5 nppiErode_32f_C4R@Base 5.5 nppiErode_8u_AC4R@Base 5.5 nppiErode_8u_C1R@Base 4.0 nppiErode_8u_C3R@Base 5.5 nppiErode_8u_C4R@Base 4.0 nppiEvenLevelsHost_32s@Base 4.0 nppiExp_16s_C1IRSfs@Base 4.1 nppiExp_16s_C1RSfs@Base 4.1 nppiExp_16s_C3IRSfs@Base 4.1 nppiExp_16s_C3RSfs@Base 4.1 nppiExp_16u_C1IRSfs@Base 4.1 nppiExp_16u_C1RSfs@Base 4.1 nppiExp_16u_C3IRSfs@Base 4.1 nppiExp_16u_C3RSfs@Base 4.1 nppiExp_32f_C1IR@Base 4.1 nppiExp_32f_C1R@Base 4.0 nppiExp_32f_C3IR@Base 4.1 nppiExp_32f_C3R@Base 4.1 nppiExp_8u_C1IRSfs@Base 4.1 nppiExp_8u_C1RSfs@Base 4.1 nppiExp_8u_C3IRSfs@Base 4.1 nppiExp_8u_C3RSfs@Base 4.1 nppiFilter32f_16s_AC4R@Base 5.5 nppiFilter32f_16s_C1R@Base 5.5 nppiFilter32f_16s_C3R@Base 5.5 nppiFilter32f_16s_C4R@Base 5.5 nppiFilter32f_16u_AC4R@Base 5.5 nppiFilter32f_16u_C1R@Base 5.5 nppiFilter32f_16u_C3R@Base 5.5 nppiFilter32f_16u_C4R@Base 5.5 nppiFilter32f_32s_AC4R@Base 5.5 nppiFilter32f_32s_C1R@Base 5.5 nppiFilter32f_32s_C3R@Base 5.5 nppiFilter32f_32s_C4R@Base 5.5 nppiFilter32f_8s16s_AC4R@Base 5.5 nppiFilter32f_8s16s_C1R@Base 5.5 nppiFilter32f_8s16s_C3R@Base 5.5 nppiFilter32f_8s16s_C4R@Base 5.5 nppiFilter32f_8s_AC4R@Base 5.5 nppiFilter32f_8s_C1R@Base 5.5 nppiFilter32f_8s_C3R@Base 5.5 nppiFilter32f_8s_C4R@Base 5.5 nppiFilter32f_8u16s_AC4R@Base 5.5 nppiFilter32f_8u16s_C1R@Base 5.5 nppiFilter32f_8u16s_C3R@Base 5.5 nppiFilter32f_8u16s_C4R@Base 5.5 nppiFilter32f_8u_AC4R@Base 5.5 nppiFilter32f_8u_C1R@Base 5.5 nppiFilter32f_8u_C3R@Base 5.5 nppiFilter32f_8u_C4R@Base 5.5 nppiFilterBox_16s_AC4R@Base 5.5 nppiFilterBox_16s_C1R@Base 5.5 nppiFilterBox_16s_C3R@Base 5.5 nppiFilterBox_16s_C4R@Base 5.5 nppiFilterBox_16u_AC4R@Base 5.5 nppiFilterBox_16u_C1R@Base 5.5 nppiFilterBox_16u_C3R@Base 5.5 nppiFilterBox_16u_C4R@Base 5.5 nppiFilterBox_32f_AC4R@Base 5.5 nppiFilterBox_32f_C1R@Base 5.5 nppiFilterBox_32f_C3R@Base 5.5 nppiFilterBox_32f_C4R@Base 5.5 nppiFilterBox_64f_C1R@Base 5.5 nppiFilterBox_8u_AC4R@Base 5.5 nppiFilterBox_8u_C1R@Base 4.0 nppiFilterBox_8u_C3R@Base 5.5 nppiFilterBox_8u_C4R@Base 4.0 nppiFilterColumn32f_16s_AC4R@Base 5.5 nppiFilterColumn32f_16s_C1R@Base 5.5 nppiFilterColumn32f_16s_C3R@Base 5.5 nppiFilterColumn32f_16s_C4R@Base 5.5 nppiFilterColumn32f_16u_AC4R@Base 5.5 nppiFilterColumn32f_16u_C1R@Base 5.5 nppiFilterColumn32f_16u_C3R@Base 5.5 nppiFilterColumn32f_16u_C4R@Base 5.5 nppiFilterColumn32f_8u_AC4R@Base 5.5 nppiFilterColumn32f_8u_C1R@Base 5.5 nppiFilterColumn32f_8u_C3R@Base 5.5 nppiFilterColumn32f_8u_C4R@Base 5.5 nppiFilterColumn_16s_AC4R@Base 5.5 nppiFilterColumn_16s_C1R@Base 5.5 nppiFilterColumn_16s_C3R@Base 5.5 nppiFilterColumn_16s_C4R@Base 5.5 nppiFilterColumn_16u_AC4R@Base 5.5 nppiFilterColumn_16u_C1R@Base 5.5 nppiFilterColumn_16u_C3R@Base 5.5 nppiFilterColumn_16u_C4R@Base 5.5 nppiFilterColumn_32f_AC4R@Base 5.5 nppiFilterColumn_32f_C1R@Base 5.5 nppiFilterColumn_32f_C3R@Base 5.5 nppiFilterColumn_32f_C4R@Base 5.5 nppiFilterColumn_64f_C1R@Base 5.5 nppiFilterColumn_8u_AC4R@Base 5.5 nppiFilterColumn_8u_C1R@Base 4.0 nppiFilterColumn_8u_C3R@Base 5.5 nppiFilterColumn_8u_C4R@Base 4.0 nppiFilterGauss_16s_AC4R@Base 5.5 nppiFilterGauss_16s_C1R@Base 5.5 nppiFilterGauss_16s_C3R@Base 5.5 nppiFilterGauss_16s_C4R@Base 5.5 nppiFilterGauss_16u_AC4R@Base 5.5 nppiFilterGauss_16u_C1R@Base 5.5 nppiFilterGauss_16u_C3R@Base 5.5 nppiFilterGauss_16u_C4R@Base 5.5 nppiFilterGauss_32f_AC4R@Base 5.5 nppiFilterGauss_32f_C1R@Base 5.5 nppiFilterGauss_32f_C3R@Base 5.5 nppiFilterGauss_32f_C4R@Base 5.5 nppiFilterGauss_8u_AC4R@Base 5.5 nppiFilterGauss_8u_C1R@Base 5.5 nppiFilterGauss_8u_C3R@Base 5.5 nppiFilterGauss_8u_C4R@Base 5.5 nppiFilterHighPass_16s_AC4R@Base 5.5 nppiFilterHighPass_16s_C1R@Base 5.5 nppiFilterHighPass_16s_C3R@Base 5.5 nppiFilterHighPass_16s_C4R@Base 5.5 nppiFilterHighPass_16u_AC4R@Base 5.5 nppiFilterHighPass_16u_C1R@Base 5.5 nppiFilterHighPass_16u_C3R@Base 5.5 nppiFilterHighPass_16u_C4R@Base 5.5 nppiFilterHighPass_32f_AC4R@Base 5.5 nppiFilterHighPass_32f_C1R@Base 5.5 nppiFilterHighPass_32f_C3R@Base 5.5 nppiFilterHighPass_32f_C4R@Base 5.5 nppiFilterHighPass_8u_AC4R@Base 5.5 nppiFilterHighPass_8u_C1R@Base 5.5 nppiFilterHighPass_8u_C3R@Base 5.5 nppiFilterHighPass_8u_C4R@Base 5.5 nppiFilterLaplace_16s_AC4R@Base 5.5 nppiFilterLaplace_16s_C1R@Base 5.5 nppiFilterLaplace_16s_C3R@Base 5.5 nppiFilterLaplace_16s_C4R@Base 5.5 nppiFilterLaplace_32f_AC4R@Base 5.5 nppiFilterLaplace_32f_C1R@Base 5.5 nppiFilterLaplace_32f_C3R@Base 5.5 nppiFilterLaplace_32f_C4R@Base 5.5 nppiFilterLaplace_8s16s_C1R@Base 5.5 nppiFilterLaplace_8u16s_C1R@Base 5.5 nppiFilterLaplace_8u_AC4R@Base 5.5 nppiFilterLaplace_8u_C1R@Base 5.5 nppiFilterLaplace_8u_C3R@Base 5.5 nppiFilterLaplace_8u_C4R@Base 5.5 nppiFilterLowPass_16s_AC4R@Base 5.5 nppiFilterLowPass_16s_C1R@Base 5.5 nppiFilterLowPass_16s_C3R@Base 5.5 nppiFilterLowPass_16s_C4R@Base 5.5 nppiFilterLowPass_16u_AC4R@Base 5.5 nppiFilterLowPass_16u_C1R@Base 5.5 nppiFilterLowPass_16u_C3R@Base 5.5 nppiFilterLowPass_16u_C4R@Base 5.5 nppiFilterLowPass_32f_AC4R@Base 5.5 nppiFilterLowPass_32f_C1R@Base 5.5 nppiFilterLowPass_32f_C3R@Base 5.5 nppiFilterLowPass_32f_C4R@Base 5.5 nppiFilterLowPass_8u_AC4R@Base 5.5 nppiFilterLowPass_8u_C1R@Base 5.5 nppiFilterLowPass_8u_C3R@Base 5.5 nppiFilterLowPass_8u_C4R@Base 5.5 nppiFilterMax_16s_AC4R@Base 5.5 nppiFilterMax_16s_C1R@Base 5.5 nppiFilterMax_16s_C3R@Base 5.5 nppiFilterMax_16s_C4R@Base 5.5 nppiFilterMax_16u_AC4R@Base 5.5 nppiFilterMax_16u_C1R@Base 5.5 nppiFilterMax_16u_C3R@Base 5.5 nppiFilterMax_16u_C4R@Base 5.5 nppiFilterMax_32f_AC4R@Base 5.5 nppiFilterMax_32f_C1R@Base 5.5 nppiFilterMax_32f_C3R@Base 5.5 nppiFilterMax_32f_C4R@Base 5.5 nppiFilterMax_8u_AC4R@Base 5.5 nppiFilterMax_8u_C1R@Base 4.0 nppiFilterMax_8u_C3R@Base 5.5 nppiFilterMax_8u_C4R@Base 4.0 nppiFilterMedian_8u_C1R@Base 4.0 nppiFilterMedian_8u_C4R@Base 4.0 nppiFilterMin_16s_AC4R@Base 5.5 nppiFilterMin_16s_C1R@Base 5.5 nppiFilterMin_16s_C3R@Base 5.5 nppiFilterMin_16s_C4R@Base 5.5 nppiFilterMin_16u_AC4R@Base 5.5 nppiFilterMin_16u_C1R@Base 5.5 nppiFilterMin_16u_C3R@Base 5.5 nppiFilterMin_16u_C4R@Base 5.5 nppiFilterMin_32f_AC4R@Base 5.5 nppiFilterMin_32f_C1R@Base 5.5 nppiFilterMin_32f_C3R@Base 5.5 nppiFilterMin_32f_C4R@Base 5.5 nppiFilterMin_8u_AC4R@Base 5.5 nppiFilterMin_8u_C1R@Base 4.0 nppiFilterMin_8u_C3R@Base 5.5 nppiFilterMin_8u_C4R@Base 4.0 nppiFilterPrewittHoriz_16s_AC4R@Base 5.5 nppiFilterPrewittHoriz_16s_C1R@Base 5.5 nppiFilterPrewittHoriz_16s_C3R@Base 5.5 nppiFilterPrewittHoriz_16s_C4R@Base 5.5 nppiFilterPrewittHoriz_32f_AC4R@Base 5.5 nppiFilterPrewittHoriz_32f_C1R@Base 5.5 nppiFilterPrewittHoriz_32f_C3R@Base 5.5 nppiFilterPrewittHoriz_32f_C4R@Base 5.5 nppiFilterPrewittHoriz_8u_AC4R@Base 5.5 nppiFilterPrewittHoriz_8u_C1R@Base 5.5 nppiFilterPrewittHoriz_8u_C3R@Base 5.5 nppiFilterPrewittHoriz_8u_C4R@Base 5.5 nppiFilterPrewittVert_16s_AC4R@Base 5.5 nppiFilterPrewittVert_16s_C1R@Base 5.5 nppiFilterPrewittVert_16s_C3R@Base 5.5 nppiFilterPrewittVert_16s_C4R@Base 5.5 nppiFilterPrewittVert_32f_AC4R@Base 5.5 nppiFilterPrewittVert_32f_C1R@Base 5.5 nppiFilterPrewittVert_32f_C3R@Base 5.5 nppiFilterPrewittVert_32f_C4R@Base 5.5 nppiFilterPrewittVert_8u_AC4R@Base 5.5 nppiFilterPrewittVert_8u_C1R@Base 5.5 nppiFilterPrewittVert_8u_C3R@Base 5.5 nppiFilterPrewittVert_8u_C4R@Base 5.5 nppiFilterRobertsDown_16s_AC4R@Base 5.5 nppiFilterRobertsDown_16s_C1R@Base 5.5 nppiFilterRobertsDown_16s_C3R@Base 5.5 nppiFilterRobertsDown_16s_C4R@Base 5.5 nppiFilterRobertsDown_32f_AC4R@Base 5.5 nppiFilterRobertsDown_32f_C1R@Base 5.5 nppiFilterRobertsDown_32f_C3R@Base 5.5 nppiFilterRobertsDown_32f_C4R@Base 5.5 nppiFilterRobertsDown_8u_AC4R@Base 5.5 nppiFilterRobertsDown_8u_C1R@Base 5.5 nppiFilterRobertsDown_8u_C3R@Base 5.5 nppiFilterRobertsDown_8u_C4R@Base 5.5 nppiFilterRobertsUp_16s_AC4R@Base 5.5 nppiFilterRobertsUp_16s_C1R@Base 5.5 nppiFilterRobertsUp_16s_C3R@Base 5.5 nppiFilterRobertsUp_16s_C4R@Base 5.5 nppiFilterRobertsUp_32f_AC4R@Base 5.5 nppiFilterRobertsUp_32f_C1R@Base 5.5 nppiFilterRobertsUp_32f_C3R@Base 5.5 nppiFilterRobertsUp_32f_C4R@Base 5.5 nppiFilterRobertsUp_8u_AC4R@Base 5.5 nppiFilterRobertsUp_8u_C1R@Base 5.5 nppiFilterRobertsUp_8u_C3R@Base 5.5 nppiFilterRobertsUp_8u_C4R@Base 5.5 nppiFilterRow32f_16s_AC4R@Base 5.5 nppiFilterRow32f_16s_C1R@Base 5.5 nppiFilterRow32f_16s_C3R@Base 5.5 nppiFilterRow32f_16s_C4R@Base 5.5 nppiFilterRow32f_16u_AC4R@Base 5.5 nppiFilterRow32f_16u_C1R@Base 5.5 nppiFilterRow32f_16u_C3R@Base 5.5 nppiFilterRow32f_16u_C4R@Base 5.5 nppiFilterRow32f_8u_AC4R@Base 5.5 nppiFilterRow32f_8u_C1R@Base 5.5 nppiFilterRow32f_8u_C3R@Base 5.5 nppiFilterRow32f_8u_C4R@Base 5.5 nppiFilterRow_16s_AC4R@Base 5.5 nppiFilterRow_16s_C1R@Base 5.5 nppiFilterRow_16s_C3R@Base 5.5 nppiFilterRow_16s_C4R@Base 5.5 nppiFilterRow_16u_AC4R@Base 5.5 nppiFilterRow_16u_C1R@Base 5.5 nppiFilterRow_16u_C3R@Base 5.5 nppiFilterRow_16u_C4R@Base 5.5 nppiFilterRow_32f_AC4R@Base 5.5 nppiFilterRow_32f_C1R@Base 5.5 nppiFilterRow_32f_C3R@Base 5.5 nppiFilterRow_32f_C4R@Base 5.5 nppiFilterRow_64f_C1R@Base 5.5 nppiFilterRow_8u_AC4R@Base 5.5 nppiFilterRow_8u_C1R@Base 4.0 nppiFilterRow_8u_C3R@Base 5.5 nppiFilterRow_8u_C4R@Base 4.0 nppiFilterScharrHoriz_32f_C1R@Base 5.5 nppiFilterScharrHoriz_8s16s_C1R@Base 5.5 nppiFilterScharrHoriz_8u16s_C1R@Base 5.5 nppiFilterScharrVert_32f_C1R@Base 5.5 nppiFilterScharrVert_8s16s_C1R@Base 5.5 nppiFilterScharrVert_8u16s_C1R@Base 5.5 nppiFilterSharpen_16s_AC4R@Base 5.5 nppiFilterSharpen_16s_C1R@Base 5.5 nppiFilterSharpen_16s_C3R@Base 5.5 nppiFilterSharpen_16s_C4R@Base 5.5 nppiFilterSharpen_16u_AC4R@Base 5.5 nppiFilterSharpen_16u_C1R@Base 5.5 nppiFilterSharpen_16u_C3R@Base 5.5 nppiFilterSharpen_16u_C4R@Base 5.5 nppiFilterSharpen_32f_AC4R@Base 5.5 nppiFilterSharpen_32f_C1R@Base 5.5 nppiFilterSharpen_32f_C3R@Base 5.5 nppiFilterSharpen_32f_C4R@Base 5.5 nppiFilterSharpen_8u_AC4R@Base 5.5 nppiFilterSharpen_8u_C1R@Base 5.5 nppiFilterSharpen_8u_C3R@Base 5.5 nppiFilterSharpen_8u_C4R@Base 5.5 nppiFilterSobelCross_32f_C1R@Base 5.5 nppiFilterSobelCross_8s16s_C1R@Base 5.5 nppiFilterSobelCross_8u16s_C1R@Base 5.5 nppiFilterSobelHorizMask_32f_C1R@Base 5.5 nppiFilterSobelHorizSecond_32f_C1R@Base 5.5 nppiFilterSobelHorizSecond_8s16s_C1R@Base 5.5 nppiFilterSobelHorizSecond_8u16s_C1R@Base 5.5 nppiFilterSobelHoriz_16s_AC4R@Base 5.5 nppiFilterSobelHoriz_16s_C1R@Base 5.5 nppiFilterSobelHoriz_16s_C3R@Base 5.5 nppiFilterSobelHoriz_16s_C4R@Base 5.5 nppiFilterSobelHoriz_32f_AC4R@Base 5.5 nppiFilterSobelHoriz_32f_C1R@Base 5.5 nppiFilterSobelHoriz_32f_C3R@Base 5.5 nppiFilterSobelHoriz_32f_C4R@Base 5.5 nppiFilterSobelHoriz_8s16s_C1R@Base 5.5 nppiFilterSobelHoriz_8u16s_C1R@Base 5.5 nppiFilterSobelHoriz_8u_AC4R@Base 5.5 nppiFilterSobelHoriz_8u_C1R@Base 5.5 nppiFilterSobelHoriz_8u_C3R@Base 5.5 nppiFilterSobelHoriz_8u_C4R@Base 5.5 nppiFilterSobelVertMask_32f_C1R@Base 5.5 nppiFilterSobelVertSecond_32f_C1R@Base 5.5 nppiFilterSobelVertSecond_8s16s_C1R@Base 5.5 nppiFilterSobelVertSecond_8u16s_C1R@Base 5.5 nppiFilterSobelVert_16s_AC4R@Base 5.5 nppiFilterSobelVert_16s_C1R@Base 5.5 nppiFilterSobelVert_16s_C3R@Base 5.5 nppiFilterSobelVert_16s_C4R@Base 5.5 nppiFilterSobelVert_32f_AC4R@Base 5.5 nppiFilterSobelVert_32f_C1R@Base 5.5 nppiFilterSobelVert_32f_C3R@Base 5.5 nppiFilterSobelVert_32f_C4R@Base 5.5 nppiFilterSobelVert_8s16s_C1R@Base 5.5 nppiFilterSobelVert_8u16s_C1R@Base 5.5 nppiFilterSobelVert_8u_AC4R@Base 5.5 nppiFilterSobelVert_8u_C1R@Base 5.5 nppiFilterSobelVert_8u_C3R@Base 5.5 nppiFilterSobelVert_8u_C4R@Base 5.5 nppiFilter_16s_AC4R@Base 5.5 nppiFilter_16s_C1R@Base 5.5 nppiFilter_16s_C3R@Base 5.5 nppiFilter_16s_C4R@Base 5.5 nppiFilter_16u_AC4R@Base 5.5 nppiFilter_16u_C1R@Base 5.5 nppiFilter_16u_C3R@Base 5.5 nppiFilter_16u_C4R@Base 5.5 nppiFilter_32f_AC4R@Base 5.5 nppiFilter_32f_C1R@Base 5.5 nppiFilter_32f_C3R@Base 5.5 nppiFilter_32f_C4R@Base 5.5 nppiFilter_64f_C1R@Base 5.5 nppiFilter_8u_AC4R@Base 5.5 nppiFilter_8u_C1R@Base 4.0 nppiFilter_8u_C3R@Base 5.5 nppiFilter_8u_C4R@Base 4.0 nppiFree@Base 4.0 nppiFullNormLevelGetBufferHostSize_16u32f_AC4R@Base 5.5 nppiFullNormLevelGetBufferHostSize_16u32f_C1R@Base 5.5 nppiFullNormLevelGetBufferHostSize_16u32f_C3R@Base 5.5 nppiFullNormLevelGetBufferHostSize_16u32f_C4R@Base 5.5 nppiFullNormLevelGetBufferHostSize_32f_AC4R@Base 5.5 nppiFullNormLevelGetBufferHostSize_32f_C1R@Base 5.5 nppiFullNormLevelGetBufferHostSize_32f_C3R@Base 5.5 nppiFullNormLevelGetBufferHostSize_32f_C4R@Base 5.5 nppiFullNormLevelGetBufferHostSize_8s32f_AC4R@Base 5.5 nppiFullNormLevelGetBufferHostSize_8s32f_C1R@Base 5.5 nppiFullNormLevelGetBufferHostSize_8s32f_C3R@Base 5.5 nppiFullNormLevelGetBufferHostSize_8s32f_C4R@Base 5.5 nppiFullNormLevelGetBufferHostSize_8u32f_AC4R@Base 5.5 nppiFullNormLevelGetBufferHostSize_8u32f_C1R@Base 5.5 nppiFullNormLevelGetBufferHostSize_8u32f_C3R@Base 5.5 nppiFullNormLevelGetBufferHostSize_8u32f_C4R@Base 5.5 nppiFullNormLevelGetBufferHostSize_8u_AC4RSfs@Base 5.5 nppiFullNormLevelGetBufferHostSize_8u_C1RSfs@Base 5.5 nppiFullNormLevelGetBufferHostSize_8u_C3RSfs@Base 5.5 nppiFullNormLevelGetBufferHostSize_8u_C4RSfs@Base 5.5 nppiGammaFwd_8u_AC4IR@Base 5.0 nppiGammaFwd_8u_AC4R@Base 5.0 nppiGammaFwd_8u_C3IR@Base 5.0 nppiGammaFwd_8u_C3R@Base 5.0 nppiGammaFwd_8u_IP3R@Base 5.0 nppiGammaFwd_8u_P3R@Base 5.0 nppiGammaInv_8u_AC4IR@Base 5.0 nppiGammaInv_8u_AC4R@Base 5.0 nppiGammaInv_8u_C3IR@Base 5.0 nppiGammaInv_8u_C3R@Base 5.0 nppiGammaInv_8u_IP3R@Base 5.0 nppiGammaInv_8u_P3R@Base 5.0 nppiGetAffineBound@Base 4.0 nppiGetAffineQuad@Base 4.0 nppiGetAffineTransform@Base 4.0 nppiGetPerspectiveBound@Base 4.0 nppiGetPerspectiveQuad@Base 4.0 nppiGetPerspectiveTransform@Base 4.0 nppiGetResizeRect@Base 5.5 nppiGetRotateBound@Base 4.1 nppiGetRotateQuad@Base 4.1 nppiGraphcut8GetSize@Base 4.1 nppiGraphcut8InitAlloc@Base 4.1 nppiGraphcut8_32f8u@Base 5.0 nppiGraphcut8_32s8u@Base 4.1 nppiGraphcutFree@Base 4.1 nppiGraphcutGetSize@Base 4.0 nppiGraphcutInitAlloc@Base 4.1 nppiGraphcut_32f8u@Base 5.0 nppiGraphcut_32s8u@Base 4.0 nppiHLSToBGR_8u_AC4P4R@Base 5.0 nppiHLSToBGR_8u_AP4C4R@Base 5.0 nppiHLSToBGR_8u_AP4R@Base 5.0 nppiHLSToBGR_8u_C3P3R@Base 5.0 nppiHLSToBGR_8u_P3C3R@Base 5.0 nppiHLSToBGR_8u_P3R@Base 5.0 nppiHLSToRGB_8u_AC4R@Base 5.0 nppiHLSToRGB_8u_C3R@Base 5.0 nppiHSVToRGB_8u_AC4R@Base 5.0 nppiHSVToRGB_8u_C3R@Base 5.0 nppiHistogramEvenGetBufferSize_16s_AC4R@Base 4.0 nppiHistogramEvenGetBufferSize_16s_C1R@Base 4.0 nppiHistogramEvenGetBufferSize_16s_C3R@Base 5.0 nppiHistogramEvenGetBufferSize_16s_C4R@Base 4.0 nppiHistogramEvenGetBufferSize_16u_AC4R@Base 4.0 nppiHistogramEvenGetBufferSize_16u_C1R@Base 4.0 nppiHistogramEvenGetBufferSize_16u_C3R@Base 5.0 nppiHistogramEvenGetBufferSize_16u_C4R@Base 4.0 nppiHistogramEvenGetBufferSize_8u_AC4R@Base 4.0 nppiHistogramEvenGetBufferSize_8u_C1R@Base 4.0 nppiHistogramEvenGetBufferSize_8u_C3R@Base 5.0 nppiHistogramEvenGetBufferSize_8u_C4R@Base 4.0 nppiHistogramEven_16s_AC4R@Base 4.0 nppiHistogramEven_16s_C1R@Base 4.0 nppiHistogramEven_16s_C3R@Base 5.0 nppiHistogramEven_16s_C4R@Base 4.0 nppiHistogramEven_16u_AC4R@Base 4.0 nppiHistogramEven_16u_C1R@Base 4.0 nppiHistogramEven_16u_C3R@Base 5.0 nppiHistogramEven_16u_C4R@Base 4.0 nppiHistogramEven_8u_AC4R@Base 4.0 nppiHistogramEven_8u_C1R@Base 4.0 nppiHistogramEven_8u_C3R@Base 5.0 nppiHistogramEven_8u_C4R@Base 4.0 nppiHistogramRangeGetBufferSize_16s_AC4R@Base 4.0 nppiHistogramRangeGetBufferSize_16s_C1R@Base 4.0 nppiHistogramRangeGetBufferSize_16s_C3R@Base 5.0 nppiHistogramRangeGetBufferSize_16s_C4R@Base 4.0 nppiHistogramRangeGetBufferSize_16u_AC4R@Base 4.0 nppiHistogramRangeGetBufferSize_16u_C1R@Base 4.0 nppiHistogramRangeGetBufferSize_16u_C3R@Base 5.0 nppiHistogramRangeGetBufferSize_16u_C4R@Base 4.0 nppiHistogramRangeGetBufferSize_32f_AC4R@Base 4.0 nppiHistogramRangeGetBufferSize_32f_C1R@Base 4.0 nppiHistogramRangeGetBufferSize_32f_C3R@Base 5.0 nppiHistogramRangeGetBufferSize_32f_C4R@Base 4.0 nppiHistogramRangeGetBufferSize_8u_AC4R@Base 4.0 nppiHistogramRangeGetBufferSize_8u_C1R@Base 4.0 nppiHistogramRangeGetBufferSize_8u_C3R@Base 5.0 nppiHistogramRangeGetBufferSize_8u_C4R@Base 4.0 nppiHistogramRange_16s_AC4R@Base 4.0 nppiHistogramRange_16s_C1R@Base 4.0 nppiHistogramRange_16s_C3R@Base 5.0 nppiHistogramRange_16s_C4R@Base 4.0 nppiHistogramRange_16u_AC4R@Base 4.0 nppiHistogramRange_16u_C1R@Base 4.0 nppiHistogramRange_16u_C3R@Base 5.0 nppiHistogramRange_16u_C4R@Base 4.0 nppiHistogramRange_32f_AC4R@Base 4.0 nppiHistogramRange_32f_C1R@Base 4.0 nppiHistogramRange_32f_C3R@Base 5.0 nppiHistogramRange_32f_C4R@Base 4.0 nppiHistogramRange_8u_AC4R@Base 4.0 nppiHistogramRange_8u_C1R@Base 4.0 nppiHistogramRange_8u_C3R@Base 5.0 nppiHistogramRange_8u_C4R@Base 4.0 nppiIntegral_8u32f_C1R@Base 5.5 nppiIntegral_8u32s_C1R@Base 5.5 nppiLShiftC_16u_AC4IR@Base 4.1 nppiLShiftC_16u_AC4R@Base 4.1 nppiLShiftC_16u_C1IR@Base 4.1 nppiLShiftC_16u_C1R@Base 4.1 nppiLShiftC_16u_C3IR@Base 4.1 nppiLShiftC_16u_C3R@Base 4.1 nppiLShiftC_16u_C4IR@Base 4.1 nppiLShiftC_16u_C4R@Base 4.1 nppiLShiftC_32s_AC4IR@Base 4.1 nppiLShiftC_32s_AC4R@Base 4.1 nppiLShiftC_32s_C1IR@Base 4.1 nppiLShiftC_32s_C1R@Base 4.1 nppiLShiftC_32s_C3IR@Base 4.1 nppiLShiftC_32s_C3R@Base 4.1 nppiLShiftC_32s_C4IR@Base 4.1 nppiLShiftC_32s_C4R@Base 4.1 nppiLShiftC_8u_AC4IR@Base 4.1 nppiLShiftC_8u_AC4R@Base 4.1 nppiLShiftC_8u_C1IR@Base 4.1 nppiLShiftC_8u_C1R@Base 4.1 nppiLShiftC_8u_C3IR@Base 4.1 nppiLShiftC_8u_C3R@Base 4.1 nppiLShiftC_8u_C4IR@Base 4.1 nppiLShiftC_8u_C4R@Base 4.1 nppiLUTPaletteSwap_16u_C3A0C4R@Base 5.5 nppiLUTPaletteSwap_8u_C3A0C4R@Base 5.5 nppiLUTPalette_16u24u_C1R@Base 5.5 nppiLUTPalette_16u32u_C1R@Base 5.5 nppiLUTPalette_16u8u_C1R@Base 5.5 nppiLUTPalette_16u_AC4R@Base 5.5 nppiLUTPalette_16u_C1R@Base 5.5 nppiLUTPalette_16u_C3R@Base 5.5 nppiLUTPalette_16u_C4R@Base 5.5 nppiLUTPalette_8u24u_C1R@Base 5.5 nppiLUTPalette_8u32u_C1R@Base 5.5 nppiLUTPalette_8u_AC4R@Base 5.5 nppiLUTPalette_8u_C1R@Base 5.5 nppiLUTPalette_8u_C3R@Base 5.5 nppiLUTPalette_8u_C4R@Base 5.5 nppiLUT_16s_AC4IR@Base 5.5 nppiLUT_16s_AC4R@Base 5.5 nppiLUT_16s_C1IR@Base 5.5 nppiLUT_16s_C1R@Base 5.5 nppiLUT_16s_C3IR@Base 5.5 nppiLUT_16s_C3R@Base 5.5 nppiLUT_16s_C4IR@Base 5.5 nppiLUT_16s_C4R@Base 5.5 nppiLUT_16u_AC4IR@Base 5.5 nppiLUT_16u_AC4R@Base 5.5 nppiLUT_16u_C1IR@Base 5.5 nppiLUT_16u_C1R@Base 5.5 nppiLUT_16u_C3IR@Base 5.5 nppiLUT_16u_C3R@Base 5.5 nppiLUT_16u_C4IR@Base 5.5 nppiLUT_16u_C4R@Base 5.5 nppiLUT_32f_AC4IR@Base 5.5 nppiLUT_32f_AC4R@Base 5.5 nppiLUT_32f_C1IR@Base 5.5 nppiLUT_32f_C1R@Base 5.5 nppiLUT_32f_C3IR@Base 5.5 nppiLUT_32f_C3R@Base 5.5 nppiLUT_32f_C4IR@Base 5.5 nppiLUT_32f_C4R@Base 5.5 nppiLUT_8u_AC4IR@Base 5.5 nppiLUT_8u_AC4R@Base 5.5 nppiLUT_8u_C1IR@Base 5.5 nppiLUT_8u_C1R@Base 5.5 nppiLUT_8u_C3IR@Base 5.5 nppiLUT_8u_C3R@Base 5.5 nppiLUT_8u_C4IR@Base 5.5 nppiLUT_8u_C4R@Base 5.5 nppiLUT_Cubic_16s_AC4IR@Base 5.5 nppiLUT_Cubic_16s_AC4R@Base 5.5 nppiLUT_Cubic_16s_C1IR@Base 5.5 nppiLUT_Cubic_16s_C1R@Base 5.5 nppiLUT_Cubic_16s_C3IR@Base 5.5 nppiLUT_Cubic_16s_C3R@Base 5.5 nppiLUT_Cubic_16s_C4IR@Base 5.5 nppiLUT_Cubic_16s_C4R@Base 5.5 nppiLUT_Cubic_16u_AC4IR@Base 5.5 nppiLUT_Cubic_16u_AC4R@Base 5.5 nppiLUT_Cubic_16u_C1IR@Base 5.5 nppiLUT_Cubic_16u_C1R@Base 5.5 nppiLUT_Cubic_16u_C3IR@Base 5.5 nppiLUT_Cubic_16u_C3R@Base 5.5 nppiLUT_Cubic_16u_C4IR@Base 5.5 nppiLUT_Cubic_16u_C4R@Base 5.5 nppiLUT_Cubic_32f_AC4IR@Base 5.5 nppiLUT_Cubic_32f_AC4R@Base 5.5 nppiLUT_Cubic_32f_C1IR@Base 5.5 nppiLUT_Cubic_32f_C1R@Base 5.5 nppiLUT_Cubic_32f_C3IR@Base 5.5 nppiLUT_Cubic_32f_C3R@Base 5.5 nppiLUT_Cubic_32f_C4IR@Base 5.5 nppiLUT_Cubic_32f_C4R@Base 5.5 nppiLUT_Cubic_8u_AC4IR@Base 5.5 nppiLUT_Cubic_8u_AC4R@Base 5.5 nppiLUT_Cubic_8u_C1IR@Base 5.5 nppiLUT_Cubic_8u_C1R@Base 5.5 nppiLUT_Cubic_8u_C3IR@Base 5.5 nppiLUT_Cubic_8u_C3R@Base 5.5 nppiLUT_Cubic_8u_C4IR@Base 5.5 nppiLUT_Cubic_8u_C4R@Base 5.5 nppiLUT_Linear_16s_AC4IR@Base 5.5 nppiLUT_Linear_16s_AC4R@Base 5.5 nppiLUT_Linear_16s_C1IR@Base 5.5 nppiLUT_Linear_16s_C1R@Base 5.5 nppiLUT_Linear_16s_C3IR@Base 5.5 nppiLUT_Linear_16s_C3R@Base 5.5 nppiLUT_Linear_16s_C4IR@Base 5.5 nppiLUT_Linear_16s_C4R@Base 5.5 nppiLUT_Linear_16u_AC4IR@Base 5.5 nppiLUT_Linear_16u_AC4R@Base 5.5 nppiLUT_Linear_16u_C1IR@Base 5.5 nppiLUT_Linear_16u_C1R@Base 5.5 nppiLUT_Linear_16u_C3IR@Base 5.5 nppiLUT_Linear_16u_C3R@Base 5.5 nppiLUT_Linear_16u_C4IR@Base 5.5 nppiLUT_Linear_16u_C4R@Base 5.5 nppiLUT_Linear_32f_AC4IR@Base 5.5 nppiLUT_Linear_32f_AC4R@Base 5.5 nppiLUT_Linear_32f_C1IR@Base 5.5 nppiLUT_Linear_32f_C1R@Base 5.5 nppiLUT_Linear_32f_C3IR@Base 5.5 nppiLUT_Linear_32f_C3R@Base 5.5 nppiLUT_Linear_32f_C4IR@Base 5.5 nppiLUT_Linear_32f_C4R@Base 5.5 nppiLUT_Linear_8u_AC4IR@Base 5.5 nppiLUT_Linear_8u_AC4R@Base 4.0 nppiLUT_Linear_8u_C1IR@Base 5.5 nppiLUT_Linear_8u_C1R@Base 4.0 nppiLUT_Linear_8u_C3IR@Base 5.5 nppiLUT_Linear_8u_C3R@Base 4.0 nppiLUT_Linear_8u_C4IR@Base 5.5 nppiLUT_Linear_8u_C4R@Base 5.0 nppiLUVToRGB_8u_AC4R@Base 5.0 nppiLUVToRGB_8u_C3R@Base 5.0 nppiLabToBGR_8u_C3R@Base 5.0 nppiLn_16s_C1IRSfs@Base 4.1 nppiLn_16s_C1RSfs@Base 4.1 nppiLn_16s_C3IRSfs@Base 4.1 nppiLn_16s_C3RSfs@Base 4.1 nppiLn_16u_C1IRSfs@Base 4.1 nppiLn_16u_C1RSfs@Base 4.1 nppiLn_16u_C3IRSfs@Base 4.1 nppiLn_16u_C3RSfs@Base 4.1 nppiLn_32f_C1IR@Base 4.1 nppiLn_32f_C1R@Base 4.0 nppiLn_32f_C3IR@Base 4.1 nppiLn_32f_C3R@Base 4.1 nppiLn_8u_C1IRSfs@Base 4.1 nppiLn_8u_C1RSfs@Base 4.1 nppiLn_8u_C3IRSfs@Base 4.1 nppiLn_8u_C3RSfs@Base 4.1 nppiMagnitudeSqr_32fc32f_C1R@Base 4.0 nppiMagnitude_32fc32f_C1R@Base 4.0 nppiMalloc_16s_C1@Base 4.0 nppiMalloc_16s_C2@Base 4.0 nppiMalloc_16s_C4@Base 4.0 nppiMalloc_16sc_C1@Base 4.1 nppiMalloc_16sc_C2@Base 4.1 nppiMalloc_16sc_C3@Base 4.1 nppiMalloc_16sc_C4@Base 4.1 nppiMalloc_16u_C1@Base 4.0 nppiMalloc_16u_C2@Base 4.0 nppiMalloc_16u_C3@Base 4.0 nppiMalloc_16u_C4@Base 4.0 nppiMalloc_32f_C1@Base 4.0 nppiMalloc_32f_C2@Base 4.0 nppiMalloc_32f_C3@Base 4.0 nppiMalloc_32f_C4@Base 4.0 nppiMalloc_32fc_C1@Base 4.1 nppiMalloc_32fc_C2@Base 4.1 nppiMalloc_32fc_C3@Base 4.1 nppiMalloc_32fc_C4@Base 4.1 nppiMalloc_32s_C1@Base 4.0 nppiMalloc_32s_C3@Base 4.0 nppiMalloc_32s_C4@Base 4.0 nppiMalloc_32sc_C1@Base 4.1 nppiMalloc_32sc_C2@Base 4.1 nppiMalloc_32sc_C3@Base 4.1 nppiMalloc_32sc_C4@Base 4.1 nppiMalloc_8u_C1@Base 4.0 nppiMalloc_8u_C2@Base 4.0 nppiMalloc_8u_C3@Base 4.0 nppiMalloc_8u_C4@Base 4.0 nppiMaxEvery_16s_AC4IR@Base 5.5 nppiMaxEvery_16s_C1IR@Base 5.5 nppiMaxEvery_16s_C3IR@Base 5.5 nppiMaxEvery_16s_C4IR@Base 5.5 nppiMaxEvery_16u_AC4IR@Base 5.5 nppiMaxEvery_16u_C1IR@Base 5.5 nppiMaxEvery_16u_C3IR@Base 5.5 nppiMaxEvery_16u_C4IR@Base 5.5 nppiMaxEvery_32f_AC4IR@Base 5.5 nppiMaxEvery_32f_C1IR@Base 5.5 nppiMaxEvery_32f_C3IR@Base 5.5 nppiMaxEvery_32f_C4IR@Base 5.5 nppiMaxEvery_8u_AC4IR@Base 5.5 nppiMaxEvery_8u_C1IR@Base 5.5 nppiMaxEvery_8u_C3IR@Base 5.5 nppiMaxEvery_8u_C4IR@Base 5.5 nppiMaxGetBufferHostSize_16s_AC4R@Base 5.0 nppiMaxGetBufferHostSize_16s_C1R@Base 5.0 nppiMaxGetBufferHostSize_16s_C3R@Base 5.0 nppiMaxGetBufferHostSize_16s_C4R@Base 5.0 nppiMaxGetBufferHostSize_16u_AC4R@Base 5.0 nppiMaxGetBufferHostSize_16u_C1R@Base 5.0 nppiMaxGetBufferHostSize_16u_C3R@Base 5.0 nppiMaxGetBufferHostSize_16u_C4R@Base 5.0 nppiMaxGetBufferHostSize_32f_AC4R@Base 5.0 nppiMaxGetBufferHostSize_32f_C1R@Base 5.0 nppiMaxGetBufferHostSize_32f_C3R@Base 5.0 nppiMaxGetBufferHostSize_32f_C4R@Base 5.0 nppiMaxGetBufferHostSize_8u_AC4R@Base 5.0 nppiMaxGetBufferHostSize_8u_C1R@Base 5.0 nppiMaxGetBufferHostSize_8u_C3R@Base 5.0 nppiMaxGetBufferHostSize_8u_C4R@Base 5.0 nppiMaxIndxGetBufferHostSize_16s_AC4R@Base 5.0 nppiMaxIndxGetBufferHostSize_16s_C1R@Base 5.0 nppiMaxIndxGetBufferHostSize_16s_C3R@Base 5.0 nppiMaxIndxGetBufferHostSize_16s_C4R@Base 5.0 nppiMaxIndxGetBufferHostSize_16u_AC4R@Base 5.0 nppiMaxIndxGetBufferHostSize_16u_C1R@Base 5.0 nppiMaxIndxGetBufferHostSize_16u_C3R@Base 5.0 nppiMaxIndxGetBufferHostSize_16u_C4R@Base 5.0 nppiMaxIndxGetBufferHostSize_32f_AC4R@Base 5.0 nppiMaxIndxGetBufferHostSize_32f_C1R@Base 5.0 nppiMaxIndxGetBufferHostSize_32f_C3R@Base 5.0 nppiMaxIndxGetBufferHostSize_32f_C4R@Base 5.0 nppiMaxIndxGetBufferHostSize_8u_AC4R@Base 5.0 nppiMaxIndxGetBufferHostSize_8u_C1R@Base 5.0 nppiMaxIndxGetBufferHostSize_8u_C3R@Base 5.0 nppiMaxIndxGetBufferHostSize_8u_C4R@Base 5.0 nppiMaxIndx_16s_AC4R@Base 5.0 nppiMaxIndx_16s_C1R@Base 5.0 nppiMaxIndx_16s_C3R@Base 5.0 nppiMaxIndx_16s_C4R@Base 5.0 nppiMaxIndx_16u_AC4R@Base 5.0 nppiMaxIndx_16u_C1R@Base 5.0 nppiMaxIndx_16u_C3R@Base 5.0 nppiMaxIndx_16u_C4R@Base 5.0 nppiMaxIndx_32f_AC4R@Base 5.0 nppiMaxIndx_32f_C1R@Base 5.0 nppiMaxIndx_32f_C3R@Base 5.0 nppiMaxIndx_32f_C4R@Base 5.0 nppiMaxIndx_8u_AC4R@Base 5.0 nppiMaxIndx_8u_C1R@Base 5.0 nppiMaxIndx_8u_C3R@Base 5.0 nppiMaxIndx_8u_C4R@Base 5.0 nppiMax_16s_AC4R@Base 5.0 nppiMax_16s_C1R@Base 5.0 nppiMax_16s_C3R@Base 5.0 nppiMax_16s_C4R@Base 5.0 nppiMax_16u_AC4R@Base 5.0 nppiMax_16u_C1R@Base 5.0 nppiMax_16u_C3R@Base 5.0 nppiMax_16u_C4R@Base 5.0 nppiMax_32f_AC4R@Base 5.0 nppiMax_32f_C1R@Base 5.0 nppiMax_32f_C3R@Base 5.0 nppiMax_32f_C4R@Base 5.0 nppiMax_8u_AC4R@Base 5.0 nppiMax_8u_C1R@Base 5.0 nppiMax_8u_C3R@Base 5.0 nppiMax_8u_C4R@Base 5.0 nppiMeanGetBufferHostSize_16s_AC4R@Base 5.0 nppiMeanGetBufferHostSize_16s_C1R@Base 5.0 nppiMeanGetBufferHostSize_16s_C3R@Base 5.0 nppiMeanGetBufferHostSize_16s_C4R@Base 5.0 nppiMeanGetBufferHostSize_16u_AC4R@Base 5.0 nppiMeanGetBufferHostSize_16u_C1MR@Base 5.0 nppiMeanGetBufferHostSize_16u_C1R@Base 5.0 nppiMeanGetBufferHostSize_16u_C3CMR@Base 5.0 nppiMeanGetBufferHostSize_16u_C3R@Base 5.0 nppiMeanGetBufferHostSize_16u_C4R@Base 5.0 nppiMeanGetBufferHostSize_32f_AC4R@Base 5.0 nppiMeanGetBufferHostSize_32f_C1MR@Base 5.0 nppiMeanGetBufferHostSize_32f_C1R@Base 5.0 nppiMeanGetBufferHostSize_32f_C3CMR@Base 5.0 nppiMeanGetBufferHostSize_32f_C3R@Base 5.0 nppiMeanGetBufferHostSize_32f_C4R@Base 5.0 nppiMeanGetBufferHostSize_8s_C1MR@Base 5.0 nppiMeanGetBufferHostSize_8s_C3CMR@Base 5.0 nppiMeanGetBufferHostSize_8u_AC4R@Base 5.0 nppiMeanGetBufferHostSize_8u_C1MR@Base 5.0 nppiMeanGetBufferHostSize_8u_C1R@Base 5.0 nppiMeanGetBufferHostSize_8u_C3CMR@Base 5.0 nppiMeanGetBufferHostSize_8u_C3R@Base 5.0 nppiMeanGetBufferHostSize_8u_C4R@Base 5.0 nppiMeanStdDevGetBufferHostSize_16u_C1MR@Base 5.0 nppiMeanStdDevGetBufferHostSize_16u_C1R@Base 5.0 nppiMeanStdDevGetBufferHostSize_16u_C3CMR@Base 5.0 nppiMeanStdDevGetBufferHostSize_16u_C3CR@Base 5.0 nppiMeanStdDevGetBufferHostSize_32f_C1MR@Base 5.0 nppiMeanStdDevGetBufferHostSize_32f_C1R@Base 5.0 nppiMeanStdDevGetBufferHostSize_32f_C3CMR@Base 5.0 nppiMeanStdDevGetBufferHostSize_32f_C3CR@Base 5.0 nppiMeanStdDevGetBufferHostSize_8s_C1MR@Base 5.0 nppiMeanStdDevGetBufferHostSize_8s_C1R@Base 5.0 nppiMeanStdDevGetBufferHostSize_8s_C3CMR@Base 5.0 nppiMeanStdDevGetBufferHostSize_8s_C3CR@Base 5.0 nppiMeanStdDevGetBufferHostSize_8u_C1MR@Base 5.0 nppiMeanStdDevGetBufferHostSize_8u_C1R@Base 5.0 nppiMeanStdDevGetBufferHostSize_8u_C3CMR@Base 5.0 nppiMeanStdDevGetBufferHostSize_8u_C3CR@Base 5.0 nppiMean_16s_AC4R@Base 5.0 nppiMean_16s_C1R@Base 5.0 nppiMean_16s_C3R@Base 5.0 nppiMean_16s_C4R@Base 5.0 nppiMean_16u_AC4R@Base 5.0 nppiMean_16u_C1MR@Base 5.0 nppiMean_16u_C1R@Base 5.0 nppiMean_16u_C3CMR@Base 5.0 nppiMean_16u_C3R@Base 5.0 nppiMean_16u_C4R@Base 5.0 nppiMean_32f_AC4R@Base 5.0 nppiMean_32f_C1MR@Base 5.0 nppiMean_32f_C1R@Base 5.0 nppiMean_32f_C3CMR@Base 5.0 nppiMean_32f_C3R@Base 5.0 nppiMean_32f_C4R@Base 5.0 nppiMean_8s_C1MR@Base 5.0 nppiMean_8s_C3CMR@Base 5.0 nppiMean_8u_AC4R@Base 5.0 nppiMean_8u_C1MR@Base 5.0 nppiMean_8u_C1R@Base 5.0 nppiMean_8u_C3CMR@Base 5.0 nppiMean_8u_C3R@Base 5.0 nppiMean_8u_C4R@Base 5.0 nppiMean_StdDev_16u_C1MR@Base 5.0 nppiMean_StdDev_16u_C1R@Base 5.0 nppiMean_StdDev_16u_C3CMR@Base 5.0 nppiMean_StdDev_16u_C3CR@Base 5.0 nppiMean_StdDev_32f_C1MR@Base 5.0 nppiMean_StdDev_32f_C1R@Base 5.0 nppiMean_StdDev_32f_C3CMR@Base 5.0 nppiMean_StdDev_32f_C3CR@Base 5.0 nppiMean_StdDev_8s_C1MR@Base 5.0 nppiMean_StdDev_8s_C1R@Base 5.0 nppiMean_StdDev_8s_C3CMR@Base 5.0 nppiMean_StdDev_8s_C3CR@Base 5.0 nppiMean_StdDev_8u_C1MR@Base 5.0 nppiMean_StdDev_8u_C1R@Base 4.0 nppiMean_StdDev_8u_C3CMR@Base 5.0 nppiMean_StdDev_8u_C3CR@Base 5.0 nppiMinEvery_16s_AC4IR@Base 5.5 nppiMinEvery_16s_C1IR@Base 5.5 nppiMinEvery_16s_C3IR@Base 5.5 nppiMinEvery_16s_C4IR@Base 5.5 nppiMinEvery_16u_AC4IR@Base 5.5 nppiMinEvery_16u_C1IR@Base 5.5 nppiMinEvery_16u_C3IR@Base 5.5 nppiMinEvery_16u_C4IR@Base 5.5 nppiMinEvery_32f_AC4IR@Base 5.5 nppiMinEvery_32f_C1IR@Base 5.5 nppiMinEvery_32f_C3IR@Base 5.5 nppiMinEvery_32f_C4IR@Base 5.5 nppiMinEvery_8u_AC4IR@Base 5.5 nppiMinEvery_8u_C1IR@Base 5.5 nppiMinEvery_8u_C3IR@Base 5.5 nppiMinEvery_8u_C4IR@Base 5.5 nppiMinGetBufferHostSize_16s_AC4R@Base 5.0 nppiMinGetBufferHostSize_16s_C1R@Base 5.0 nppiMinGetBufferHostSize_16s_C3R@Base 5.0 nppiMinGetBufferHostSize_16s_C4R@Base 5.0 nppiMinGetBufferHostSize_16u_AC4R@Base 5.0 nppiMinGetBufferHostSize_16u_C1R@Base 5.0 nppiMinGetBufferHostSize_16u_C3R@Base 5.0 nppiMinGetBufferHostSize_16u_C4R@Base 5.0 nppiMinGetBufferHostSize_32f_AC4R@Base 5.0 nppiMinGetBufferHostSize_32f_C1R@Base 5.0 nppiMinGetBufferHostSize_32f_C3R@Base 5.0 nppiMinGetBufferHostSize_32f_C4R@Base 5.0 nppiMinGetBufferHostSize_8u_AC4R@Base 5.0 nppiMinGetBufferHostSize_8u_C1R@Base 5.0 nppiMinGetBufferHostSize_8u_C3R@Base 5.0 nppiMinGetBufferHostSize_8u_C4R@Base 5.0 nppiMinIndxGetBufferHostSize_16s_AC4R@Base 5.0 nppiMinIndxGetBufferHostSize_16s_C1R@Base 5.0 nppiMinIndxGetBufferHostSize_16s_C3R@Base 5.0 nppiMinIndxGetBufferHostSize_16s_C4R@Base 5.0 nppiMinIndxGetBufferHostSize_16u_AC4R@Base 5.0 nppiMinIndxGetBufferHostSize_16u_C1R@Base 5.0 nppiMinIndxGetBufferHostSize_16u_C3R@Base 5.0 nppiMinIndxGetBufferHostSize_16u_C4R@Base 5.0 nppiMinIndxGetBufferHostSize_32f_AC4R@Base 5.0 nppiMinIndxGetBufferHostSize_32f_C1R@Base 5.0 nppiMinIndxGetBufferHostSize_32f_C3R@Base 5.0 nppiMinIndxGetBufferHostSize_32f_C4R@Base 5.0 nppiMinIndxGetBufferHostSize_8u_AC4R@Base 5.0 nppiMinIndxGetBufferHostSize_8u_C1R@Base 5.0 nppiMinIndxGetBufferHostSize_8u_C3R@Base 5.0 nppiMinIndxGetBufferHostSize_8u_C4R@Base 5.0 nppiMinIndx_16s_AC4R@Base 5.0 nppiMinIndx_16s_C1R@Base 5.0 nppiMinIndx_16s_C3R@Base 5.0 nppiMinIndx_16s_C4R@Base 5.0 nppiMinIndx_16u_AC4R@Base 5.0 nppiMinIndx_16u_C1R@Base 5.0 nppiMinIndx_16u_C3R@Base 5.0 nppiMinIndx_16u_C4R@Base 5.0 nppiMinIndx_32f_AC4R@Base 5.0 nppiMinIndx_32f_C1R@Base 5.0 nppiMinIndx_32f_C3R@Base 5.0 nppiMinIndx_32f_C4R@Base 5.0 nppiMinIndx_8u_AC4R@Base 5.0 nppiMinIndx_8u_C1R@Base 5.0 nppiMinIndx_8u_C3R@Base 5.0 nppiMinIndx_8u_C4R@Base 5.0 nppiMinMaxGetBufferHostSize_16s_AC4R@Base 5.0 nppiMinMaxGetBufferHostSize_16s_C1R@Base 5.0 nppiMinMaxGetBufferHostSize_16s_C3R@Base 5.0 nppiMinMaxGetBufferHostSize_16s_C4R@Base 5.0 nppiMinMaxGetBufferHostSize_16u_AC4R@Base 5.0 nppiMinMaxGetBufferHostSize_16u_C1R@Base 5.0 nppiMinMaxGetBufferHostSize_16u_C3R@Base 5.0 nppiMinMaxGetBufferHostSize_16u_C4R@Base 5.0 nppiMinMaxGetBufferHostSize_32f_AC4R@Base 5.0 nppiMinMaxGetBufferHostSize_32f_C1R@Base 5.0 nppiMinMaxGetBufferHostSize_32f_C3R@Base 5.0 nppiMinMaxGetBufferHostSize_32f_C4R@Base 5.0 nppiMinMaxGetBufferHostSize_8u_AC4R@Base 5.0 nppiMinMaxGetBufferHostSize_8u_C1R@Base 5.0 nppiMinMaxGetBufferHostSize_8u_C3R@Base 5.0 nppiMinMaxGetBufferHostSize_8u_C4R@Base 5.0 nppiMinMaxIndxGetBufferHostSize_16u_C1MR@Base 5.0 nppiMinMaxIndxGetBufferHostSize_16u_C1R@Base 5.0 nppiMinMaxIndxGetBufferHostSize_16u_C3CMR@Base 5.0 nppiMinMaxIndxGetBufferHostSize_16u_C3CR@Base 5.0 nppiMinMaxIndxGetBufferHostSize_32f_C1MR@Base 5.0 nppiMinMaxIndxGetBufferHostSize_32f_C1R@Base 5.0 nppiMinMaxIndxGetBufferHostSize_32f_C3CMR@Base 5.0 nppiMinMaxIndxGetBufferHostSize_32f_C3CR@Base 5.0 nppiMinMaxIndxGetBufferHostSize_8s_C1MR@Base 5.0 nppiMinMaxIndxGetBufferHostSize_8s_C1R@Base 5.0 nppiMinMaxIndxGetBufferHostSize_8s_C3CMR@Base 5.0 nppiMinMaxIndxGetBufferHostSize_8s_C3CR@Base 5.0 nppiMinMaxIndxGetBufferHostSize_8u_C1MR@Base 5.0 nppiMinMaxIndxGetBufferHostSize_8u_C1R@Base 5.0 nppiMinMaxIndxGetBufferHostSize_8u_C3CMR@Base 5.0 nppiMinMaxIndxGetBufferHostSize_8u_C3CR@Base 5.0 nppiMinMaxIndx_16u_C1MR@Base 5.0 nppiMinMaxIndx_16u_C1R@Base 5.0 nppiMinMaxIndx_16u_C3CMR@Base 5.0 nppiMinMaxIndx_16u_C3CR@Base 5.0 nppiMinMaxIndx_32f_C1MR@Base 5.0 nppiMinMaxIndx_32f_C1R@Base 5.0 nppiMinMaxIndx_32f_C3CMR@Base 5.0 nppiMinMaxIndx_32f_C3CR@Base 5.0 nppiMinMaxIndx_8s_C1MR@Base 5.0 nppiMinMaxIndx_8s_C1R@Base 5.0 nppiMinMaxIndx_8s_C3CMR@Base 5.0 nppiMinMaxIndx_8s_C3CR@Base 5.0 nppiMinMaxIndx_8u_C1MR@Base 5.0 nppiMinMaxIndx_8u_C1R@Base 5.0 nppiMinMaxIndx_8u_C3CMR@Base 5.0 nppiMinMaxIndx_8u_C3CR@Base 5.0 nppiMinMax_16s_AC4R@Base 5.0 nppiMinMax_16s_C1R@Base 5.0 nppiMinMax_16s_C3R@Base 5.0 nppiMinMax_16s_C4R@Base 5.0 nppiMinMax_16u_AC4R@Base 5.0 nppiMinMax_16u_C1R@Base 5.0 nppiMinMax_16u_C3R@Base 5.0 nppiMinMax_16u_C4R@Base 5.0 nppiMinMax_32f_AC4R@Base 5.0 nppiMinMax_32f_C1R@Base 5.0 nppiMinMax_32f_C3R@Base 5.0 nppiMinMax_32f_C4R@Base 5.0 nppiMinMax_8u_AC4R@Base 5.0 nppiMinMax_8u_C1R@Base 4.0 nppiMinMax_8u_C3R@Base 5.0 nppiMinMax_8u_C4R@Base 4.0 nppiMin_16s_AC4R@Base 5.0 nppiMin_16s_C1R@Base 5.0 nppiMin_16s_C3R@Base 5.0 nppiMin_16s_C4R@Base 5.0 nppiMin_16u_AC4R@Base 5.0 nppiMin_16u_C1R@Base 5.0 nppiMin_16u_C3R@Base 5.0 nppiMin_16u_C4R@Base 5.0 nppiMin_32f_AC4R@Base 5.0 nppiMin_32f_C1R@Base 5.0 nppiMin_32f_C3R@Base 5.0 nppiMin_32f_C4R@Base 5.0 nppiMin_8u_AC4R@Base 5.0 nppiMin_8u_C1R@Base 5.0 nppiMin_8u_C3R@Base 5.0 nppiMin_8u_C4R@Base 5.0 nppiMirror_16s_AC4IR@Base 5.5 nppiMirror_16s_AC4R@Base 5.5 nppiMirror_16s_C1IR@Base 5.5 nppiMirror_16s_C1R@Base 5.5 nppiMirror_16s_C3IR@Base 5.5 nppiMirror_16s_C3R@Base 5.5 nppiMirror_16s_C4IR@Base 5.5 nppiMirror_16s_C4R@Base 5.5 nppiMirror_16u_AC4IR@Base 5.5 nppiMirror_16u_AC4R@Base 4.1 nppiMirror_16u_C1IR@Base 5.5 nppiMirror_16u_C1R@Base 4.1 nppiMirror_16u_C3IR@Base 5.5 nppiMirror_16u_C3R@Base 4.1 nppiMirror_16u_C4IR@Base 5.5 nppiMirror_16u_C4R@Base 4.1 nppiMirror_32f_AC4IR@Base 5.5 nppiMirror_32f_AC4R@Base 4.1 nppiMirror_32f_C1IR@Base 5.5 nppiMirror_32f_C1R@Base 4.1 nppiMirror_32f_C3IR@Base 5.5 nppiMirror_32f_C3R@Base 4.1 nppiMirror_32f_C4IR@Base 5.5 nppiMirror_32f_C4R@Base 4.1 nppiMirror_32s_AC4IR@Base 5.5 nppiMirror_32s_AC4R@Base 4.1 nppiMirror_32s_C1IR@Base 5.5 nppiMirror_32s_C1R@Base 4.1 nppiMirror_32s_C3IR@Base 5.5 nppiMirror_32s_C3R@Base 4.1 nppiMirror_32s_C4IR@Base 5.5 nppiMirror_32s_C4R@Base 4.1 nppiMirror_8u_AC4IR@Base 5.5 nppiMirror_8u_AC4R@Base 4.1 nppiMirror_8u_C1IR@Base 5.5 nppiMirror_8u_C1R@Base 4.0 nppiMirror_8u_C3IR@Base 5.5 nppiMirror_8u_C3R@Base 4.1 nppiMirror_8u_C4IR@Base 5.5 nppiMirror_8u_C4R@Base 4.0 nppiMulCScale_16u_AC4IR@Base 4.1 nppiMulCScale_16u_AC4R@Base 4.1 nppiMulCScale_16u_C1IR@Base 4.1 nppiMulCScale_16u_C1R@Base 4.1 nppiMulCScale_16u_C3IR@Base 4.1 nppiMulCScale_16u_C3R@Base 4.1 nppiMulCScale_16u_C4IR@Base 4.1 nppiMulCScale_16u_C4R@Base 4.1 nppiMulCScale_8u_AC4IR@Base 4.1 nppiMulCScale_8u_AC4R@Base 4.1 nppiMulCScale_8u_C1IR@Base 4.1 nppiMulCScale_8u_C1R@Base 4.1 nppiMulCScale_8u_C3IR@Base 4.1 nppiMulCScale_8u_C3R@Base 4.1 nppiMulCScale_8u_C4IR@Base 4.1 nppiMulCScale_8u_C4R@Base 4.1 nppiMulC_16s_AC4IRSfs@Base 4.1 nppiMulC_16s_AC4RSfs@Base 4.1 nppiMulC_16s_C1IRSfs@Base 4.1 nppiMulC_16s_C1RSfs@Base 4.1 nppiMulC_16s_C3IRSfs@Base 4.1 nppiMulC_16s_C3RSfs@Base 4.1 nppiMulC_16s_C4IRSfs@Base 4.1 nppiMulC_16s_C4RSfs@Base 4.1 nppiMulC_16sc_AC4IRSfs@Base 4.1 nppiMulC_16sc_AC4RSfs@Base 4.1 nppiMulC_16sc_C1IRSfs@Base 4.1 nppiMulC_16sc_C1RSfs@Base 4.1 nppiMulC_16sc_C3IRSfs@Base 4.1 nppiMulC_16sc_C3RSfs@Base 4.1 nppiMulC_16u_AC4IRSfs@Base 4.1 nppiMulC_16u_AC4RSfs@Base 4.1 nppiMulC_16u_C1IRSfs@Base 4.1 nppiMulC_16u_C1RSfs@Base 4.1 nppiMulC_16u_C3IRSfs@Base 4.1 nppiMulC_16u_C3RSfs@Base 4.1 nppiMulC_16u_C4IRSfs@Base 4.1 nppiMulC_16u_C4RSfs@Base 4.1 nppiMulC_32f_AC4IR@Base 4.1 nppiMulC_32f_AC4R@Base 4.1 nppiMulC_32f_C1IR@Base 4.1 nppiMulC_32f_C1R@Base 4.0 nppiMulC_32f_C3IR@Base 4.1 nppiMulC_32f_C3R@Base 4.1 nppiMulC_32f_C4IR@Base 4.1 nppiMulC_32f_C4R@Base 4.1 nppiMulC_32fc_AC4IR@Base 4.1 nppiMulC_32fc_AC4R@Base 4.1 nppiMulC_32fc_C1IR@Base 4.1 nppiMulC_32fc_C1R@Base 4.0 nppiMulC_32fc_C3IR@Base 4.1 nppiMulC_32fc_C3R@Base 4.1 nppiMulC_32fc_C4IR@Base 4.1 nppiMulC_32fc_C4R@Base 4.1 nppiMulC_32s_C1IRSfs@Base 4.1 nppiMulC_32s_C1RSfs@Base 4.1 nppiMulC_32s_C3IRSfs@Base 4.1 nppiMulC_32s_C3RSfs@Base 4.1 nppiMulC_32sc_AC4IRSfs@Base 4.1 nppiMulC_32sc_AC4RSfs@Base 4.1 nppiMulC_32sc_C1IRSfs@Base 4.1 nppiMulC_32sc_C1RSfs@Base 4.1 nppiMulC_32sc_C3IRSfs@Base 4.1 nppiMulC_32sc_C3RSfs@Base 4.1 nppiMulC_8u_AC4IRSfs@Base 4.1 nppiMulC_8u_AC4RSfs@Base 4.1 nppiMulC_8u_C1IRSfs@Base 4.1 nppiMulC_8u_C1RSfs@Base 4.1 nppiMulC_8u_C3IRSfs@Base 4.1 nppiMulC_8u_C3RSfs@Base 4.1 nppiMulC_8u_C4IRSfs@Base 4.1 nppiMulC_8u_C4RSfs@Base 4.1 nppiMulScale_16u_AC4IR@Base 4.1 nppiMulScale_16u_AC4R@Base 4.1 nppiMulScale_16u_C1IR@Base 4.1 nppiMulScale_16u_C1R@Base 4.1 nppiMulScale_16u_C3IR@Base 4.1 nppiMulScale_16u_C3R@Base 4.1 nppiMulScale_16u_C4IR@Base 4.1 nppiMulScale_16u_C4R@Base 4.1 nppiMulScale_8u_AC4IR@Base 4.1 nppiMulScale_8u_AC4R@Base 4.1 nppiMulScale_8u_C1IR@Base 4.1 nppiMulScale_8u_C1R@Base 4.1 nppiMulScale_8u_C3IR@Base 4.1 nppiMulScale_8u_C3R@Base 4.1 nppiMulScale_8u_C4IR@Base 4.1 nppiMulScale_8u_C4R@Base 4.1 nppiMul_16s_AC4IRSfs@Base 4.1 nppiMul_16s_AC4RSfs@Base 4.1 nppiMul_16s_C1IRSfs@Base 4.1 nppiMul_16s_C1RSfs@Base 4.1 nppiMul_16s_C3IRSfs@Base 4.1 nppiMul_16s_C3RSfs@Base 4.1 nppiMul_16s_C4IRSfs@Base 4.1 nppiMul_16s_C4RSfs@Base 4.1 nppiMul_16sc_AC4IRSfs@Base 4.1 nppiMul_16sc_AC4RSfs@Base 4.1 nppiMul_16sc_C1IRSfs@Base 4.1 nppiMul_16sc_C1RSfs@Base 4.1 nppiMul_16sc_C3IRSfs@Base 4.1 nppiMul_16sc_C3RSfs@Base 4.1 nppiMul_16u_AC4IRSfs@Base 4.1 nppiMul_16u_AC4RSfs@Base 4.1 nppiMul_16u_C1IRSfs@Base 4.1 nppiMul_16u_C1RSfs@Base 4.1 nppiMul_16u_C3IRSfs@Base 4.1 nppiMul_16u_C3RSfs@Base 4.1 nppiMul_16u_C4IRSfs@Base 4.1 nppiMul_16u_C4RSfs@Base 4.1 nppiMul_32f_AC4IR@Base 4.1 nppiMul_32f_AC4R@Base 4.1 nppiMul_32f_C1IR@Base 4.1 nppiMul_32f_C1R@Base 4.0 nppiMul_32f_C3IR@Base 4.1 nppiMul_32f_C3R@Base 4.1 nppiMul_32f_C4IR@Base 4.1 nppiMul_32f_C4R@Base 4.1 nppiMul_32fc_AC4IR@Base 4.1 nppiMul_32fc_AC4R@Base 4.1 nppiMul_32fc_C1IR@Base 4.1 nppiMul_32fc_C1R@Base 4.1 nppiMul_32fc_C3IR@Base 4.1 nppiMul_32fc_C3R@Base 4.1 nppiMul_32fc_C4IR@Base 4.1 nppiMul_32fc_C4R@Base 4.1 nppiMul_32s_C1IRSfs@Base 4.1 nppiMul_32s_C1R@Base 4.0 nppiMul_32s_C1RSfs@Base 4.1 nppiMul_32s_C3IRSfs@Base 4.1 nppiMul_32s_C3RSfs@Base 4.1 nppiMul_32sc_AC4IRSfs@Base 4.1 nppiMul_32sc_AC4RSfs@Base 4.1 nppiMul_32sc_C1IRSfs@Base 4.1 nppiMul_32sc_C1RSfs@Base 4.1 nppiMul_32sc_C3IRSfs@Base 4.1 nppiMul_32sc_C3RSfs@Base 4.1 nppiMul_8u_AC4IRSfs@Base 4.1 nppiMul_8u_AC4RSfs@Base 4.0 nppiMul_8u_C1IRSfs@Base 4.1 nppiMul_8u_C1RSfs@Base 4.0 nppiMul_8u_C3IRSfs@Base 4.1 nppiMul_8u_C3RSfs@Base 4.1 nppiMul_8u_C4IRSfs@Base 4.1 nppiMul_8u_C4RSfs@Base 4.0 nppiNormDiffInfGetBufferHostSize_16s_AC4R@Base 5.5 nppiNormDiffInfGetBufferHostSize_16s_C1R@Base 5.5 nppiNormDiffInfGetBufferHostSize_16s_C3R@Base 5.5 nppiNormDiffInfGetBufferHostSize_16s_C4R@Base 5.5 nppiNormDiffInfGetBufferHostSize_16u_AC4R@Base 5.5 nppiNormDiffInfGetBufferHostSize_16u_C1MR@Base 5.5 nppiNormDiffInfGetBufferHostSize_16u_C1R@Base 5.5 nppiNormDiffInfGetBufferHostSize_16u_C3CMR@Base 5.5 nppiNormDiffInfGetBufferHostSize_16u_C3R@Base 5.5 nppiNormDiffInfGetBufferHostSize_16u_C4R@Base 5.5 nppiNormDiffInfGetBufferHostSize_32f_AC4R@Base 5.5 nppiNormDiffInfGetBufferHostSize_32f_C1MR@Base 5.5 nppiNormDiffInfGetBufferHostSize_32f_C1R@Base 5.5 nppiNormDiffInfGetBufferHostSize_32f_C3CMR@Base 5.5 nppiNormDiffInfGetBufferHostSize_32f_C3R@Base 5.5 nppiNormDiffInfGetBufferHostSize_32f_C4R@Base 5.5 nppiNormDiffInfGetBufferHostSize_8s_C1MR@Base 5.5 nppiNormDiffInfGetBufferHostSize_8s_C3CMR@Base 5.5 nppiNormDiffInfGetBufferHostSize_8u_AC4R@Base 5.5 nppiNormDiffInfGetBufferHostSize_8u_C1MR@Base 5.5 nppiNormDiffInfGetBufferHostSize_8u_C1R@Base 5.5 nppiNormDiffInfGetBufferHostSize_8u_C3CMR@Base 5.5 nppiNormDiffInfGetBufferHostSize_8u_C3R@Base 5.5 nppiNormDiffInfGetBufferHostSize_8u_C4R@Base 5.5 nppiNormDiffL1GetBufferHostSize_16s_AC4R@Base 5.5 nppiNormDiffL1GetBufferHostSize_16s_C1R@Base 5.5 nppiNormDiffL1GetBufferHostSize_16s_C3R@Base 5.5 nppiNormDiffL1GetBufferHostSize_16s_C4R@Base 5.5 nppiNormDiffL1GetBufferHostSize_16u_AC4R@Base 5.5 nppiNormDiffL1GetBufferHostSize_16u_C1MR@Base 5.5 nppiNormDiffL1GetBufferHostSize_16u_C1R@Base 5.5 nppiNormDiffL1GetBufferHostSize_16u_C3CMR@Base 5.5 nppiNormDiffL1GetBufferHostSize_16u_C3R@Base 5.5 nppiNormDiffL1GetBufferHostSize_16u_C4R@Base 5.5 nppiNormDiffL1GetBufferHostSize_32f_AC4R@Base 5.5 nppiNormDiffL1GetBufferHostSize_32f_C1MR@Base 5.5 nppiNormDiffL1GetBufferHostSize_32f_C1R@Base 5.5 nppiNormDiffL1GetBufferHostSize_32f_C3CMR@Base 5.5 nppiNormDiffL1GetBufferHostSize_32f_C3R@Base 5.5 nppiNormDiffL1GetBufferHostSize_32f_C4R@Base 5.5 nppiNormDiffL1GetBufferHostSize_8s_C1MR@Base 5.5 nppiNormDiffL1GetBufferHostSize_8s_C3CMR@Base 5.5 nppiNormDiffL1GetBufferHostSize_8u_AC4R@Base 5.5 nppiNormDiffL1GetBufferHostSize_8u_C1MR@Base 5.5 nppiNormDiffL1GetBufferHostSize_8u_C1R@Base 5.5 nppiNormDiffL1GetBufferHostSize_8u_C3CMR@Base 5.5 nppiNormDiffL1GetBufferHostSize_8u_C3R@Base 5.5 nppiNormDiffL1GetBufferHostSize_8u_C4R@Base 5.5 nppiNormDiffL2GetBufferHostSize_16s_AC4R@Base 5.5 nppiNormDiffL2GetBufferHostSize_16s_C1R@Base 5.5 nppiNormDiffL2GetBufferHostSize_16s_C3R@Base 5.5 nppiNormDiffL2GetBufferHostSize_16s_C4R@Base 5.5 nppiNormDiffL2GetBufferHostSize_16u_AC4R@Base 5.5 nppiNormDiffL2GetBufferHostSize_16u_C1MR@Base 5.5 nppiNormDiffL2GetBufferHostSize_16u_C1R@Base 5.5 nppiNormDiffL2GetBufferHostSize_16u_C3CMR@Base 5.5 nppiNormDiffL2GetBufferHostSize_16u_C3R@Base 5.5 nppiNormDiffL2GetBufferHostSize_16u_C4R@Base 5.5 nppiNormDiffL2GetBufferHostSize_32f_AC4R@Base 5.5 nppiNormDiffL2GetBufferHostSize_32f_C1MR@Base 5.5 nppiNormDiffL2GetBufferHostSize_32f_C1R@Base 5.5 nppiNormDiffL2GetBufferHostSize_32f_C3CMR@Base 5.5 nppiNormDiffL2GetBufferHostSize_32f_C3R@Base 5.5 nppiNormDiffL2GetBufferHostSize_32f_C4R@Base 5.5 nppiNormDiffL2GetBufferHostSize_8s_C1MR@Base 5.5 nppiNormDiffL2GetBufferHostSize_8s_C3CMR@Base 5.5 nppiNormDiffL2GetBufferHostSize_8u_AC4R@Base 5.5 nppiNormDiffL2GetBufferHostSize_8u_C1MR@Base 5.5 nppiNormDiffL2GetBufferHostSize_8u_C1R@Base 5.5 nppiNormDiffL2GetBufferHostSize_8u_C3CMR@Base 5.5 nppiNormDiffL2GetBufferHostSize_8u_C3R@Base 5.5 nppiNormDiffL2GetBufferHostSize_8u_C4R@Base 5.5 nppiNormDiff_Inf_16s_AC4R@Base 5.5 nppiNormDiff_Inf_16s_C1R@Base 5.5 nppiNormDiff_Inf_16s_C3R@Base 5.5 nppiNormDiff_Inf_16s_C4R@Base 5.5 nppiNormDiff_Inf_16u_AC4R@Base 5.5 nppiNormDiff_Inf_16u_C1MR@Base 5.5 nppiNormDiff_Inf_16u_C1R@Base 5.5 nppiNormDiff_Inf_16u_C3CMR@Base 5.5 nppiNormDiff_Inf_16u_C3R@Base 5.5 nppiNormDiff_Inf_16u_C4R@Base 5.5 nppiNormDiff_Inf_32f_AC4R@Base 5.5 nppiNormDiff_Inf_32f_C1MR@Base 5.5 nppiNormDiff_Inf_32f_C1R@Base 5.5 nppiNormDiff_Inf_32f_C3CMR@Base 5.5 nppiNormDiff_Inf_32f_C3R@Base 5.5 nppiNormDiff_Inf_32f_C4R@Base 5.5 nppiNormDiff_Inf_8s_C1MR@Base 5.5 nppiNormDiff_Inf_8s_C3CMR@Base 5.5 nppiNormDiff_Inf_8u_AC4R@Base 5.5 nppiNormDiff_Inf_8u_C1MR@Base 5.5 nppiNormDiff_Inf_8u_C1R@Base 4.0 nppiNormDiff_Inf_8u_C3CMR@Base 5.5 nppiNormDiff_Inf_8u_C3R@Base 5.5 nppiNormDiff_Inf_8u_C4R@Base 5.5 nppiNormDiff_L1_16s_AC4R@Base 5.5 nppiNormDiff_L1_16s_C1R@Base 5.5 nppiNormDiff_L1_16s_C3R@Base 5.5 nppiNormDiff_L1_16s_C4R@Base 5.5 nppiNormDiff_L1_16u_AC4R@Base 5.5 nppiNormDiff_L1_16u_C1MR@Base 5.5 nppiNormDiff_L1_16u_C1R@Base 5.5 nppiNormDiff_L1_16u_C3CMR@Base 5.5 nppiNormDiff_L1_16u_C3R@Base 5.5 nppiNormDiff_L1_16u_C4R@Base 5.5 nppiNormDiff_L1_32f_AC4R@Base 5.5 nppiNormDiff_L1_32f_C1MR@Base 5.5 nppiNormDiff_L1_32f_C1R@Base 5.5 nppiNormDiff_L1_32f_C3CMR@Base 5.5 nppiNormDiff_L1_32f_C3R@Base 5.5 nppiNormDiff_L1_32f_C4R@Base 5.5 nppiNormDiff_L1_8s_C1MR@Base 5.5 nppiNormDiff_L1_8s_C3CMR@Base 5.5 nppiNormDiff_L1_8u_AC4R@Base 5.5 nppiNormDiff_L1_8u_C1MR@Base 5.5 nppiNormDiff_L1_8u_C1R@Base 4.0 nppiNormDiff_L1_8u_C3CMR@Base 5.5 nppiNormDiff_L1_8u_C3R@Base 5.5 nppiNormDiff_L1_8u_C4R@Base 5.5 nppiNormDiff_L2_16s_AC4R@Base 5.5 nppiNormDiff_L2_16s_C1R@Base 5.5 nppiNormDiff_L2_16s_C3R@Base 5.5 nppiNormDiff_L2_16s_C4R@Base 5.5 nppiNormDiff_L2_16u_AC4R@Base 5.5 nppiNormDiff_L2_16u_C1MR@Base 5.5 nppiNormDiff_L2_16u_C1R@Base 5.5 nppiNormDiff_L2_16u_C3CMR@Base 5.5 nppiNormDiff_L2_16u_C3R@Base 5.5 nppiNormDiff_L2_16u_C4R@Base 5.5 nppiNormDiff_L2_32f_AC4R@Base 5.5 nppiNormDiff_L2_32f_C1MR@Base 5.5 nppiNormDiff_L2_32f_C1R@Base 5.5 nppiNormDiff_L2_32f_C3CMR@Base 5.5 nppiNormDiff_L2_32f_C3R@Base 5.5 nppiNormDiff_L2_32f_C4R@Base 5.5 nppiNormDiff_L2_8s_C1MR@Base 5.5 nppiNormDiff_L2_8s_C3CMR@Base 5.5 nppiNormDiff_L2_8u_AC4R@Base 5.5 nppiNormDiff_L2_8u_C1MR@Base 5.5 nppiNormDiff_L2_8u_C1R@Base 4.0 nppiNormDiff_L2_8u_C3CMR@Base 5.5 nppiNormDiff_L2_8u_C3R@Base 5.5 nppiNormDiff_L2_8u_C4R@Base 5.5 nppiNormInfGetBufferHostSize_16s_AC4R@Base 5.0 nppiNormInfGetBufferHostSize_16s_C1R@Base 5.0 nppiNormInfGetBufferHostSize_16s_C3R@Base 5.0 nppiNormInfGetBufferHostSize_16s_C4R@Base 5.0 nppiNormInfGetBufferHostSize_16u_AC4R@Base 5.0 nppiNormInfGetBufferHostSize_16u_C1MR@Base 5.0 nppiNormInfGetBufferHostSize_16u_C1R@Base 5.0 nppiNormInfGetBufferHostSize_16u_C3CMR@Base 5.0 nppiNormInfGetBufferHostSize_16u_C3R@Base 5.0 nppiNormInfGetBufferHostSize_16u_C4R@Base 5.0 nppiNormInfGetBufferHostSize_32f_AC4R@Base 5.0 nppiNormInfGetBufferHostSize_32f_C1MR@Base 5.0 nppiNormInfGetBufferHostSize_32f_C1R@Base 5.0 nppiNormInfGetBufferHostSize_32f_C3CMR@Base 5.0 nppiNormInfGetBufferHostSize_32f_C3R@Base 5.0 nppiNormInfGetBufferHostSize_32f_C4R@Base 5.0 nppiNormInfGetBufferHostSize_32s_C1R@Base 5.0 nppiNormInfGetBufferHostSize_8s_C1MR@Base 5.0 nppiNormInfGetBufferHostSize_8s_C3CMR@Base 5.0 nppiNormInfGetBufferHostSize_8u_AC4R@Base 5.0 nppiNormInfGetBufferHostSize_8u_C1MR@Base 5.0 nppiNormInfGetBufferHostSize_8u_C1R@Base 5.0 nppiNormInfGetBufferHostSize_8u_C3CMR@Base 5.0 nppiNormInfGetBufferHostSize_8u_C3R@Base 5.0 nppiNormInfGetBufferHostSize_8u_C4R@Base 5.0 nppiNormL1GetBufferHostSize_16s_AC4R@Base 5.0 nppiNormL1GetBufferHostSize_16s_C1R@Base 5.0 nppiNormL1GetBufferHostSize_16s_C3R@Base 5.0 nppiNormL1GetBufferHostSize_16s_C4R@Base 5.0 nppiNormL1GetBufferHostSize_16u_AC4R@Base 5.0 nppiNormL1GetBufferHostSize_16u_C1MR@Base 5.0 nppiNormL1GetBufferHostSize_16u_C1R@Base 5.0 nppiNormL1GetBufferHostSize_16u_C3CMR@Base 5.0 nppiNormL1GetBufferHostSize_16u_C3R@Base 5.0 nppiNormL1GetBufferHostSize_16u_C4R@Base 5.0 nppiNormL1GetBufferHostSize_32f_AC4R@Base 5.0 nppiNormL1GetBufferHostSize_32f_C1MR@Base 5.0 nppiNormL1GetBufferHostSize_32f_C1R@Base 5.0 nppiNormL1GetBufferHostSize_32f_C3CMR@Base 5.0 nppiNormL1GetBufferHostSize_32f_C3R@Base 5.0 nppiNormL1GetBufferHostSize_32f_C4R@Base 5.0 nppiNormL1GetBufferHostSize_8s_C1MR@Base 5.0 nppiNormL1GetBufferHostSize_8s_C3CMR@Base 5.0 nppiNormL1GetBufferHostSize_8u_AC4R@Base 5.0 nppiNormL1GetBufferHostSize_8u_C1MR@Base 5.0 nppiNormL1GetBufferHostSize_8u_C1R@Base 5.0 nppiNormL1GetBufferHostSize_8u_C3CMR@Base 5.0 nppiNormL1GetBufferHostSize_8u_C3R@Base 5.0 nppiNormL1GetBufferHostSize_8u_C4R@Base 5.0 nppiNormL2GetBufferHostSize_16s_AC4R@Base 5.0 nppiNormL2GetBufferHostSize_16s_C1R@Base 5.0 nppiNormL2GetBufferHostSize_16s_C3R@Base 5.0 nppiNormL2GetBufferHostSize_16s_C4R@Base 5.0 nppiNormL2GetBufferHostSize_16u_AC4R@Base 5.0 nppiNormL2GetBufferHostSize_16u_C1MR@Base 5.0 nppiNormL2GetBufferHostSize_16u_C1R@Base 5.0 nppiNormL2GetBufferHostSize_16u_C3CMR@Base 5.0 nppiNormL2GetBufferHostSize_16u_C3R@Base 5.0 nppiNormL2GetBufferHostSize_16u_C4R@Base 5.0 nppiNormL2GetBufferHostSize_32f_AC4R@Base 5.0 nppiNormL2GetBufferHostSize_32f_C1MR@Base 5.0 nppiNormL2GetBufferHostSize_32f_C1R@Base 5.0 nppiNormL2GetBufferHostSize_32f_C3CMR@Base 5.0 nppiNormL2GetBufferHostSize_32f_C3R@Base 5.0 nppiNormL2GetBufferHostSize_32f_C4R@Base 5.0 nppiNormL2GetBufferHostSize_8s_C1MR@Base 5.0 nppiNormL2GetBufferHostSize_8s_C3CMR@Base 5.0 nppiNormL2GetBufferHostSize_8u_AC4R@Base 5.0 nppiNormL2GetBufferHostSize_8u_C1MR@Base 5.0 nppiNormL2GetBufferHostSize_8u_C1R@Base 5.0 nppiNormL2GetBufferHostSize_8u_C3CMR@Base 5.0 nppiNormL2GetBufferHostSize_8u_C3R@Base 5.0 nppiNormL2GetBufferHostSize_8u_C4R@Base 5.0 nppiNormRelInfGetBufferHostSize_16s_AC4R@Base 5.5 nppiNormRelInfGetBufferHostSize_16s_C1R@Base 5.5 nppiNormRelInfGetBufferHostSize_16s_C3R@Base 5.5 nppiNormRelInfGetBufferHostSize_16s_C4R@Base 5.5 nppiNormRelInfGetBufferHostSize_16u_AC4R@Base 5.5 nppiNormRelInfGetBufferHostSize_16u_C1MR@Base 5.5 nppiNormRelInfGetBufferHostSize_16u_C1R@Base 5.5 nppiNormRelInfGetBufferHostSize_16u_C3CMR@Base 5.5 nppiNormRelInfGetBufferHostSize_16u_C3R@Base 5.5 nppiNormRelInfGetBufferHostSize_16u_C4R@Base 5.5 nppiNormRelInfGetBufferHostSize_32f_AC4R@Base 5.5 nppiNormRelInfGetBufferHostSize_32f_C1MR@Base 5.5 nppiNormRelInfGetBufferHostSize_32f_C1R@Base 5.5 nppiNormRelInfGetBufferHostSize_32f_C3CMR@Base 5.5 nppiNormRelInfGetBufferHostSize_32f_C3R@Base 5.5 nppiNormRelInfGetBufferHostSize_32f_C4R@Base 5.5 nppiNormRelInfGetBufferHostSize_8s_C1MR@Base 5.5 nppiNormRelInfGetBufferHostSize_8s_C3CMR@Base 5.5 nppiNormRelInfGetBufferHostSize_8u_AC4R@Base 5.5 nppiNormRelInfGetBufferHostSize_8u_C1MR@Base 5.5 nppiNormRelInfGetBufferHostSize_8u_C1R@Base 5.5 nppiNormRelInfGetBufferHostSize_8u_C3CMR@Base 5.5 nppiNormRelInfGetBufferHostSize_8u_C3R@Base 5.5 nppiNormRelInfGetBufferHostSize_8u_C4R@Base 5.5 nppiNormRelL1GetBufferHostSize_16s_AC4R@Base 5.5 nppiNormRelL1GetBufferHostSize_16s_C1R@Base 5.5 nppiNormRelL1GetBufferHostSize_16s_C3R@Base 5.5 nppiNormRelL1GetBufferHostSize_16s_C4R@Base 5.5 nppiNormRelL1GetBufferHostSize_16u_AC4R@Base 5.5 nppiNormRelL1GetBufferHostSize_16u_C1MR@Base 5.5 nppiNormRelL1GetBufferHostSize_16u_C1R@Base 5.5 nppiNormRelL1GetBufferHostSize_16u_C3CMR@Base 5.5 nppiNormRelL1GetBufferHostSize_16u_C3R@Base 5.5 nppiNormRelL1GetBufferHostSize_16u_C4R@Base 5.5 nppiNormRelL1GetBufferHostSize_32f_AC4R@Base 5.5 nppiNormRelL1GetBufferHostSize_32f_C1MR@Base 5.5 nppiNormRelL1GetBufferHostSize_32f_C1R@Base 5.5 nppiNormRelL1GetBufferHostSize_32f_C3CMR@Base 5.5 nppiNormRelL1GetBufferHostSize_32f_C3R@Base 5.5 nppiNormRelL1GetBufferHostSize_32f_C4R@Base 5.5 nppiNormRelL1GetBufferHostSize_8s_C1MR@Base 5.5 nppiNormRelL1GetBufferHostSize_8s_C3CMR@Base 5.5 nppiNormRelL1GetBufferHostSize_8u_AC4R@Base 5.5 nppiNormRelL1GetBufferHostSize_8u_C1MR@Base 5.5 nppiNormRelL1GetBufferHostSize_8u_C1R@Base 5.5 nppiNormRelL1GetBufferHostSize_8u_C3CMR@Base 5.5 nppiNormRelL1GetBufferHostSize_8u_C3R@Base 5.5 nppiNormRelL1GetBufferHostSize_8u_C4R@Base 5.5 nppiNormRelL2GetBufferHostSize_16s_AC4R@Base 5.5 nppiNormRelL2GetBufferHostSize_16s_C1R@Base 5.5 nppiNormRelL2GetBufferHostSize_16s_C3R@Base 5.5 nppiNormRelL2GetBufferHostSize_16s_C4R@Base 5.5 nppiNormRelL2GetBufferHostSize_16u_AC4R@Base 5.5 nppiNormRelL2GetBufferHostSize_16u_C1MR@Base 5.5 nppiNormRelL2GetBufferHostSize_16u_C1R@Base 5.5 nppiNormRelL2GetBufferHostSize_16u_C3CMR@Base 5.5 nppiNormRelL2GetBufferHostSize_16u_C3R@Base 5.5 nppiNormRelL2GetBufferHostSize_16u_C4R@Base 5.5 nppiNormRelL2GetBufferHostSize_32f_AC4R@Base 5.5 nppiNormRelL2GetBufferHostSize_32f_C1MR@Base 5.5 nppiNormRelL2GetBufferHostSize_32f_C1R@Base 5.5 nppiNormRelL2GetBufferHostSize_32f_C3CMR@Base 5.5 nppiNormRelL2GetBufferHostSize_32f_C3R@Base 5.5 nppiNormRelL2GetBufferHostSize_32f_C4R@Base 5.5 nppiNormRelL2GetBufferHostSize_8s_C1MR@Base 5.5 nppiNormRelL2GetBufferHostSize_8s_C3CMR@Base 5.5 nppiNormRelL2GetBufferHostSize_8u_AC4R@Base 5.5 nppiNormRelL2GetBufferHostSize_8u_C1MR@Base 5.5 nppiNormRelL2GetBufferHostSize_8u_C1R@Base 5.5 nppiNormRelL2GetBufferHostSize_8u_C3CMR@Base 5.5 nppiNormRelL2GetBufferHostSize_8u_C3R@Base 5.5 nppiNormRelL2GetBufferHostSize_8u_C4R@Base 5.5 nppiNormRel_Inf_16s_AC4R@Base 5.5 nppiNormRel_Inf_16s_C1R@Base 5.5 nppiNormRel_Inf_16s_C3R@Base 5.5 nppiNormRel_Inf_16s_C4R@Base 5.5 nppiNormRel_Inf_16u_AC4R@Base 5.5 nppiNormRel_Inf_16u_C1MR@Base 5.5 nppiNormRel_Inf_16u_C1R@Base 5.5 nppiNormRel_Inf_16u_C3CMR@Base 5.5 nppiNormRel_Inf_16u_C3R@Base 5.5 nppiNormRel_Inf_16u_C4R@Base 5.5 nppiNormRel_Inf_32f_AC4R@Base 5.5 nppiNormRel_Inf_32f_C1MR@Base 5.5 nppiNormRel_Inf_32f_C1R@Base 5.5 nppiNormRel_Inf_32f_C3CMR@Base 5.5 nppiNormRel_Inf_32f_C3R@Base 5.5 nppiNormRel_Inf_32f_C4R@Base 5.5 nppiNormRel_Inf_8s_C1MR@Base 5.5 nppiNormRel_Inf_8s_C3CMR@Base 5.5 nppiNormRel_Inf_8u_AC4R@Base 5.5 nppiNormRel_Inf_8u_C1MR@Base 5.5 nppiNormRel_Inf_8u_C1R@Base 5.5 nppiNormRel_Inf_8u_C3CMR@Base 5.5 nppiNormRel_Inf_8u_C3R@Base 5.5 nppiNormRel_Inf_8u_C4R@Base 5.5 nppiNormRel_L1_16s_AC4R@Base 5.5 nppiNormRel_L1_16s_C1R@Base 5.5 nppiNormRel_L1_16s_C3R@Base 5.5 nppiNormRel_L1_16s_C4R@Base 5.5 nppiNormRel_L1_16u_AC4R@Base 5.5 nppiNormRel_L1_16u_C1MR@Base 5.5 nppiNormRel_L1_16u_C1R@Base 5.5 nppiNormRel_L1_16u_C3CMR@Base 5.5 nppiNormRel_L1_16u_C3R@Base 5.5 nppiNormRel_L1_16u_C4R@Base 5.5 nppiNormRel_L1_32f_AC4R@Base 5.5 nppiNormRel_L1_32f_C1MR@Base 5.5 nppiNormRel_L1_32f_C1R@Base 5.5 nppiNormRel_L1_32f_C3CMR@Base 5.5 nppiNormRel_L1_32f_C3R@Base 5.5 nppiNormRel_L1_32f_C4R@Base 5.5 nppiNormRel_L1_8s_C1MR@Base 5.5 nppiNormRel_L1_8s_C3CMR@Base 5.5 nppiNormRel_L1_8u_AC4R@Base 5.5 nppiNormRel_L1_8u_C1MR@Base 5.5 nppiNormRel_L1_8u_C1R@Base 5.5 nppiNormRel_L1_8u_C3CMR@Base 5.5 nppiNormRel_L1_8u_C3R@Base 5.5 nppiNormRel_L1_8u_C4R@Base 5.5 nppiNormRel_L2_16s_AC4R@Base 5.5 nppiNormRel_L2_16s_C1R@Base 5.5 nppiNormRel_L2_16s_C3R@Base 5.5 nppiNormRel_L2_16s_C4R@Base 5.5 nppiNormRel_L2_16u_AC4R@Base 5.5 nppiNormRel_L2_16u_C1MR@Base 5.5 nppiNormRel_L2_16u_C1R@Base 5.5 nppiNormRel_L2_16u_C3CMR@Base 5.5 nppiNormRel_L2_16u_C3R@Base 5.5 nppiNormRel_L2_16u_C4R@Base 5.5 nppiNormRel_L2_32f_AC4R@Base 5.5 nppiNormRel_L2_32f_C1MR@Base 5.5 nppiNormRel_L2_32f_C1R@Base 5.5 nppiNormRel_L2_32f_C3CMR@Base 5.5 nppiNormRel_L2_32f_C3R@Base 5.5 nppiNormRel_L2_32f_C4R@Base 5.5 nppiNormRel_L2_8s_C1MR@Base 5.5 nppiNormRel_L2_8s_C3CMR@Base 5.5 nppiNormRel_L2_8u_AC4R@Base 5.5 nppiNormRel_L2_8u_C1MR@Base 5.5 nppiNormRel_L2_8u_C1R@Base 5.5 nppiNormRel_L2_8u_C3CMR@Base 5.5 nppiNormRel_L2_8u_C3R@Base 5.5 nppiNormRel_L2_8u_C4R@Base 5.5 nppiNorm_Inf_16s_AC4R@Base 5.0 nppiNorm_Inf_16s_C1R@Base 5.0 nppiNorm_Inf_16s_C3R@Base 5.0 nppiNorm_Inf_16s_C4R@Base 5.0 nppiNorm_Inf_16u_AC4R@Base 5.0 nppiNorm_Inf_16u_C1MR@Base 5.0 nppiNorm_Inf_16u_C1R@Base 5.0 nppiNorm_Inf_16u_C3CMR@Base 5.0 nppiNorm_Inf_16u_C3R@Base 5.0 nppiNorm_Inf_16u_C4R@Base 5.0 nppiNorm_Inf_32f_AC4R@Base 5.0 nppiNorm_Inf_32f_C1MR@Base 5.0 nppiNorm_Inf_32f_C1R@Base 5.0 nppiNorm_Inf_32f_C3CMR@Base 5.0 nppiNorm_Inf_32f_C3R@Base 5.0 nppiNorm_Inf_32f_C4R@Base 5.0 nppiNorm_Inf_32s_C1R@Base 5.0 nppiNorm_Inf_8s_C1MR@Base 5.0 nppiNorm_Inf_8s_C3CMR@Base 5.0 nppiNorm_Inf_8u_AC4R@Base 5.0 nppiNorm_Inf_8u_C1MR@Base 5.0 nppiNorm_Inf_8u_C1R@Base 5.0 nppiNorm_Inf_8u_C3CMR@Base 5.0 nppiNorm_Inf_8u_C3R@Base 5.0 nppiNorm_Inf_8u_C4R@Base 5.0 nppiNorm_L1_16s_AC4R@Base 5.0 nppiNorm_L1_16s_C1R@Base 5.0 nppiNorm_L1_16s_C3R@Base 5.0 nppiNorm_L1_16s_C4R@Base 5.0 nppiNorm_L1_16u_AC4R@Base 5.0 nppiNorm_L1_16u_C1MR@Base 5.0 nppiNorm_L1_16u_C1R@Base 5.0 nppiNorm_L1_16u_C3CMR@Base 5.0 nppiNorm_L1_16u_C3R@Base 5.0 nppiNorm_L1_16u_C4R@Base 5.0 nppiNorm_L1_32f_AC4R@Base 5.0 nppiNorm_L1_32f_C1MR@Base 5.0 nppiNorm_L1_32f_C1R@Base 5.0 nppiNorm_L1_32f_C3CMR@Base 5.0 nppiNorm_L1_32f_C3R@Base 5.0 nppiNorm_L1_32f_C4R@Base 5.0 nppiNorm_L1_8s_C1MR@Base 5.0 nppiNorm_L1_8s_C3CMR@Base 5.0 nppiNorm_L1_8u_AC4R@Base 5.0 nppiNorm_L1_8u_C1MR@Base 5.0 nppiNorm_L1_8u_C1R@Base 5.0 nppiNorm_L1_8u_C3CMR@Base 5.0 nppiNorm_L1_8u_C3R@Base 5.0 nppiNorm_L1_8u_C4R@Base 5.0 nppiNorm_L2_16s_AC4R@Base 5.0 nppiNorm_L2_16s_C1R@Base 5.0 nppiNorm_L2_16s_C3R@Base 5.0 nppiNorm_L2_16s_C4R@Base 5.0 nppiNorm_L2_16u_AC4R@Base 5.0 nppiNorm_L2_16u_C1MR@Base 5.0 nppiNorm_L2_16u_C1R@Base 5.0 nppiNorm_L2_16u_C3CMR@Base 5.0 nppiNorm_L2_16u_C3R@Base 5.0 nppiNorm_L2_16u_C4R@Base 5.0 nppiNorm_L2_32f_AC4R@Base 5.0 nppiNorm_L2_32f_C1MR@Base 5.0 nppiNorm_L2_32f_C1R@Base 5.0 nppiNorm_L2_32f_C3CMR@Base 5.0 nppiNorm_L2_32f_C3R@Base 5.0 nppiNorm_L2_32f_C4R@Base 5.0 nppiNorm_L2_8s_C1MR@Base 5.0 nppiNorm_L2_8s_C3CMR@Base 5.0 nppiNorm_L2_8u_AC4R@Base 5.0 nppiNorm_L2_8u_C1MR@Base 5.0 nppiNorm_L2_8u_C1R@Base 5.0 nppiNorm_L2_8u_C3CMR@Base 5.0 nppiNorm_L2_8u_C3R@Base 5.0 nppiNorm_L2_8u_C4R@Base 5.0 nppiNot_8u_AC4IR@Base 4.1 nppiNot_8u_AC4R@Base 4.1 nppiNot_8u_C1IR@Base 4.1 nppiNot_8u_C1R@Base 4.1 nppiNot_8u_C3IR@Base 4.1 nppiNot_8u_C3R@Base 4.1 nppiNot_8u_C4IR@Base 4.1 nppiNot_8u_C4R@Base 4.1 nppiOrC_16u_AC4IR@Base 4.1 nppiOrC_16u_AC4R@Base 4.1 nppiOrC_16u_C1IR@Base 4.1 nppiOrC_16u_C1R@Base 4.1 nppiOrC_16u_C3IR@Base 4.1 nppiOrC_16u_C3R@Base 4.1 nppiOrC_16u_C4IR@Base 4.1 nppiOrC_16u_C4R@Base 4.1 nppiOrC_32s_AC4IR@Base 4.1 nppiOrC_32s_AC4R@Base 4.1 nppiOrC_32s_C1IR@Base 4.1 nppiOrC_32s_C1R@Base 4.1 nppiOrC_32s_C3IR@Base 4.1 nppiOrC_32s_C3R@Base 4.1 nppiOrC_32s_C4IR@Base 4.1 nppiOrC_32s_C4R@Base 4.1 nppiOrC_8u_AC4IR@Base 4.1 nppiOrC_8u_AC4R@Base 4.1 nppiOrC_8u_C1IR@Base 4.1 nppiOrC_8u_C1R@Base 4.1 nppiOrC_8u_C3IR@Base 4.1 nppiOrC_8u_C3R@Base 4.1 nppiOrC_8u_C4IR@Base 4.1 nppiOrC_8u_C4R@Base 4.1 nppiOr_16u_AC4IR@Base 4.1 nppiOr_16u_AC4R@Base 4.1 nppiOr_16u_C1IR@Base 4.1 nppiOr_16u_C1R@Base 4.1 nppiOr_16u_C3IR@Base 4.1 nppiOr_16u_C3R@Base 4.1 nppiOr_16u_C4IR@Base 4.1 nppiOr_16u_C4R@Base 4.1 nppiOr_32s_AC4IR@Base 4.1 nppiOr_32s_AC4R@Base 4.1 nppiOr_32s_C1IR@Base 4.1 nppiOr_32s_C1R@Base 4.1 nppiOr_32s_C3IR@Base 4.1 nppiOr_32s_C3R@Base 4.1 nppiOr_32s_C4IR@Base 4.1 nppiOr_32s_C4R@Base 4.1 nppiOr_8u_AC4IR@Base 4.1 nppiOr_8u_AC4R@Base 4.1 nppiOr_8u_C1IR@Base 4.1 nppiOr_8u_C1R@Base 4.1 nppiOr_8u_C3IR@Base 4.1 nppiOr_8u_C3R@Base 4.1 nppiOr_8u_C4IR@Base 4.1 nppiOr_8u_C4R@Base 4.1 nppiQualityIndexGetBufferHostSize_16u32f_AC4R@Base 5.5 nppiQualityIndexGetBufferHostSize_16u32f_C1R@Base 5.5 nppiQualityIndexGetBufferHostSize_16u32f_C3R@Base 5.5 nppiQualityIndexGetBufferHostSize_32f_AC4R@Base 5.5 nppiQualityIndexGetBufferHostSize_32f_C1R@Base 5.5 nppiQualityIndexGetBufferHostSize_32f_C3R@Base 5.5 nppiQualityIndexGetBufferHostSize_8u32f_AC4R@Base 5.5 nppiQualityIndexGetBufferHostSize_8u32f_C1R@Base 5.5 nppiQualityIndexGetBufferHostSize_8u32f_C3R@Base 5.5 nppiQualityIndex_16u32f_AC4R@Base 5.5 nppiQualityIndex_16u32f_C1R@Base 5.5 nppiQualityIndex_16u32f_C3R@Base 5.5 nppiQualityIndex_32f_AC4R@Base 5.5 nppiQualityIndex_32f_C1R@Base 5.5 nppiQualityIndex_32f_C3R@Base 5.5 nppiQualityIndex_8u32f_AC4R@Base 5.5 nppiQualityIndex_8u32f_C1R@Base 5.5 nppiQualityIndex_8u32f_C3R@Base 5.5 nppiQuantFwdRawTableInit_JPEG_8u@Base 4.0 nppiQuantFwdTableInit_JPEG_8u16u@Base 4.0 nppiQuantInvTableInit_JPEG_8u16u@Base 4.0 nppiRGBToCbYCr422Gamma_8u_C3C2R@Base 5.0 nppiRGBToCbYCr422_8u_C3C2R@Base 5.0 nppiRGBToGray_16s_AC4C1R@Base 5.5 nppiRGBToGray_16s_C3C1R@Base 5.5 nppiRGBToGray_16u_AC4C1R@Base 5.5 nppiRGBToGray_16u_C3C1R@Base 5.5 nppiRGBToGray_32f_AC4C1R@Base 5.5 nppiRGBToGray_32f_C3C1R@Base 5.5 nppiRGBToGray_8u_AC4C1R@Base 5.5 nppiRGBToGray_8u_C3C1R@Base 5.5 nppiRGBToHLS_8u_AC4R@Base 5.0 nppiRGBToHLS_8u_C3R@Base 5.0 nppiRGBToHSV_8u_AC4R@Base 5.0 nppiRGBToHSV_8u_C3R@Base 5.0 nppiRGBToLUV_8u_AC4R@Base 5.0 nppiRGBToLUV_8u_C3R@Base 5.0 nppiRGBToXYZ_8u_AC4R@Base 5.0 nppiRGBToXYZ_8u_C3R@Base 5.0 nppiRGBToYCC_8u_AC4R@Base 5.0 nppiRGBToYCC_8u_C3R@Base 5.0 nppiRGBToYCbCr420_8u_C3P3R@Base 4.0 nppiRGBToYCbCr422_8u_C3C2R@Base 4.0 nppiRGBToYCbCr422_8u_C3P3R@Base 5.0 nppiRGBToYCbCr422_8u_P3C2R@Base 5.0 nppiRGBToYCbCr_8u_AC4P3R@Base 5.0 nppiRGBToYCbCr_8u_AC4R@Base 4.0 nppiRGBToYCbCr_8u_C3P3R@Base 5.0 nppiRGBToYCbCr_8u_C3R@Base 4.0 nppiRGBToYCbCr_8u_P3R@Base 4.0 nppiRGBToYCrCb420_8u_AC4P3R@Base 5.0 nppiRGBToYCrCb422_8u_C3C2R@Base 5.0 nppiRGBToYCrCb422_8u_P3C2R@Base 5.0 nppiRGBToYUV420_8u_C3P3R@Base 5.0 nppiRGBToYUV420_8u_P3R@Base 5.0 nppiRGBToYUV422_8u_C3C2R@Base 5.0 nppiRGBToYUV422_8u_C3P3R@Base 5.0 nppiRGBToYUV422_8u_P3R@Base 5.0 nppiRGBToYUV_8u_AC4P4R@Base 5.0 nppiRGBToYUV_8u_AC4R@Base 5.0 nppiRGBToYUV_8u_C3P3R@Base 5.0 nppiRGBToYUV_8u_C3R@Base 5.0 nppiRGBToYUV_8u_P3R@Base 5.0 nppiRShiftC_16s_AC4IR@Base 4.1 nppiRShiftC_16s_AC4R@Base 4.1 nppiRShiftC_16s_C1IR@Base 4.1 nppiRShiftC_16s_C1R@Base 4.1 nppiRShiftC_16s_C3IR@Base 4.1 nppiRShiftC_16s_C3R@Base 4.1 nppiRShiftC_16s_C4IR@Base 4.1 nppiRShiftC_16s_C4R@Base 4.1 nppiRShiftC_16u_AC4IR@Base 4.1 nppiRShiftC_16u_AC4R@Base 4.1 nppiRShiftC_16u_C1IR@Base 4.1 nppiRShiftC_16u_C1R@Base 4.1 nppiRShiftC_16u_C3IR@Base 4.1 nppiRShiftC_16u_C3R@Base 4.1 nppiRShiftC_16u_C4IR@Base 4.1 nppiRShiftC_16u_C4R@Base 4.1 nppiRShiftC_32s_AC4IR@Base 4.1 nppiRShiftC_32s_AC4R@Base 4.1 nppiRShiftC_32s_C1IR@Base 4.1 nppiRShiftC_32s_C1R@Base 4.1 nppiRShiftC_32s_C3IR@Base 4.1 nppiRShiftC_32s_C3R@Base 4.1 nppiRShiftC_32s_C4IR@Base 4.1 nppiRShiftC_32s_C4R@Base 4.1 nppiRShiftC_8s_AC4IR@Base 4.1 nppiRShiftC_8s_AC4R@Base 4.1 nppiRShiftC_8s_C1IR@Base 4.1 nppiRShiftC_8s_C1R@Base 4.1 nppiRShiftC_8s_C3IR@Base 4.1 nppiRShiftC_8s_C3R@Base 4.1 nppiRShiftC_8s_C4IR@Base 4.1 nppiRShiftC_8s_C4R@Base 4.1 nppiRShiftC_8u_AC4IR@Base 4.1 nppiRShiftC_8u_AC4R@Base 4.1 nppiRShiftC_8u_C1IR@Base 4.1 nppiRShiftC_8u_C1R@Base 4.1 nppiRShiftC_8u_C3IR@Base 4.1 nppiRShiftC_8u_C3R@Base 4.1 nppiRShiftC_8u_C4IR@Base 4.1 nppiRShiftC_8u_C4R@Base 4.1 nppiRectStdDev_32f_C1R@Base 5.5 nppiRectStdDev_32s32f_C1R@Base 4.0 nppiRectStdDev_32s_C1RSfs@Base 5.5 nppiRemap_16s_AC4R@Base 5.5 nppiRemap_16s_C1R@Base 5.5 nppiRemap_16s_C3R@Base 5.5 nppiRemap_16s_C4R@Base 5.5 nppiRemap_16s_P3R@Base 5.5 nppiRemap_16s_P4R@Base 5.5 nppiRemap_16u_AC4R@Base 5.5 nppiRemap_16u_C1R@Base 5.5 nppiRemap_16u_C3R@Base 5.5 nppiRemap_16u_C4R@Base 5.5 nppiRemap_16u_P3R@Base 5.5 nppiRemap_16u_P4R@Base 5.5 nppiRemap_32f_AC4R@Base 5.5 nppiRemap_32f_C1R@Base 5.5 nppiRemap_32f_C3R@Base 5.5 nppiRemap_32f_C4R@Base 5.5 nppiRemap_32f_P3R@Base 5.5 nppiRemap_32f_P4R@Base 5.5 nppiRemap_64f_AC4R@Base 5.5 nppiRemap_64f_C1R@Base 5.5 nppiRemap_64f_C3R@Base 5.5 nppiRemap_64f_C4R@Base 5.5 nppiRemap_64f_P3R@Base 5.5 nppiRemap_64f_P4R@Base 5.5 nppiRemap_8u_AC4R@Base 5.5 nppiRemap_8u_C1R@Base 5.5 nppiRemap_8u_C3R@Base 5.5 nppiRemap_8u_C4R@Base 5.5 nppiRemap_8u_P3R@Base 5.5 nppiRemap_8u_P4R@Base 5.5 nppiResizeSqrPixel_16s_AC4R@Base 5.5 nppiResizeSqrPixel_16s_C1R@Base 5.5 nppiResizeSqrPixel_16s_C3R@Base 5.5 nppiResizeSqrPixel_16s_C4R@Base 5.5 nppiResizeSqrPixel_16s_P3R@Base 5.5 nppiResizeSqrPixel_16s_P4R@Base 5.5 nppiResizeSqrPixel_16u_AC4R@Base 5.5 nppiResizeSqrPixel_16u_C1R@Base 5.5 nppiResizeSqrPixel_16u_C3R@Base 5.5 nppiResizeSqrPixel_16u_C4R@Base 5.5 nppiResizeSqrPixel_16u_P3R@Base 5.5 nppiResizeSqrPixel_16u_P4R@Base 5.5 nppiResizeSqrPixel_32f_AC4R@Base 5.5 nppiResizeSqrPixel_32f_C1R@Base 5.5 nppiResizeSqrPixel_32f_C3R@Base 5.5 nppiResizeSqrPixel_32f_C4R@Base 5.5 nppiResizeSqrPixel_32f_P3R@Base 5.5 nppiResizeSqrPixel_32f_P4R@Base 5.5 nppiResizeSqrPixel_64f_AC4R@Base 5.5 nppiResizeSqrPixel_64f_C1R@Base 5.5 nppiResizeSqrPixel_64f_C3R@Base 5.5 nppiResizeSqrPixel_64f_C4R@Base 5.5 nppiResizeSqrPixel_64f_P3R@Base 5.5 nppiResizeSqrPixel_64f_P4R@Base 5.5 nppiResizeSqrPixel_8u_AC4R@Base 5.5 nppiResizeSqrPixel_8u_C1R@Base 5.5 nppiResizeSqrPixel_8u_C3R@Base 5.5 nppiResizeSqrPixel_8u_C4R@Base 5.5 nppiResizeSqrPixel_8u_P3R@Base 5.5 nppiResizeSqrPixel_8u_P4R@Base 5.5 nppiResize_16u_AC4R@Base 5.5 nppiResize_16u_C1R@Base 5.5 nppiResize_16u_C3R@Base 5.5 nppiResize_16u_C4R@Base 5.5 nppiResize_16u_P3R@Base 5.5 nppiResize_16u_P4R@Base 5.5 nppiResize_32f_AC4R@Base 5.5 nppiResize_32f_C1R@Base 5.5 nppiResize_32f_C3R@Base 5.5 nppiResize_32f_C4R@Base 5.5 nppiResize_32f_P3R@Base 5.5 nppiResize_32f_P4R@Base 5.5 nppiResize_8u_AC4R@Base 5.5 nppiResize_8u_C1R@Base 4.0 nppiResize_8u_C3R@Base 5.5 nppiResize_8u_C4R@Base 4.0 nppiResize_8u_P3R@Base 5.5 nppiResize_8u_P4R@Base 5.5 nppiRotate_16u_AC4R@Base 4.1 nppiRotate_16u_C1R@Base 4.1 nppiRotate_16u_C3R@Base 4.1 nppiRotate_16u_C4R@Base 4.1 nppiRotate_32f_AC4R@Base 4.1 nppiRotate_32f_C1R@Base 4.1 nppiRotate_32f_C3R@Base 4.1 nppiRotate_32f_C4R@Base 4.1 nppiRotate_8u_AC4R@Base 4.1 nppiRotate_8u_C1R@Base 4.0 nppiRotate_8u_C3R@Base 4.1 nppiRotate_8u_C4R@Base 4.0 nppiSameNormLevelGetBufferHostSize_16u32f_AC4R@Base 5.5 nppiSameNormLevelGetBufferHostSize_16u32f_C1R@Base 5.5 nppiSameNormLevelGetBufferHostSize_16u32f_C3R@Base 5.5 nppiSameNormLevelGetBufferHostSize_16u32f_C4R@Base 5.5 nppiSameNormLevelGetBufferHostSize_32f_AC4R@Base 5.5 nppiSameNormLevelGetBufferHostSize_32f_C1R@Base 5.5 nppiSameNormLevelGetBufferHostSize_32f_C3R@Base 5.5 nppiSameNormLevelGetBufferHostSize_32f_C4R@Base 5.5 nppiSameNormLevelGetBufferHostSize_8s32f_AC4R@Base 5.5 nppiSameNormLevelGetBufferHostSize_8s32f_C1R@Base 5.5 nppiSameNormLevelGetBufferHostSize_8s32f_C3R@Base 5.5 nppiSameNormLevelGetBufferHostSize_8s32f_C4R@Base 5.5 nppiSameNormLevelGetBufferHostSize_8u32f_AC4R@Base 5.5 nppiSameNormLevelGetBufferHostSize_8u32f_C1R@Base 5.5 nppiSameNormLevelGetBufferHostSize_8u32f_C3R@Base 5.5 nppiSameNormLevelGetBufferHostSize_8u32f_C4R@Base 5.5 nppiSameNormLevelGetBufferHostSize_8u_AC4RSfs@Base 5.5 nppiSameNormLevelGetBufferHostSize_8u_C1RSfs@Base 5.5 nppiSameNormLevelGetBufferHostSize_8u_C3RSfs@Base 5.5 nppiSameNormLevelGetBufferHostSize_8u_C4RSfs@Base 5.5 nppiScale_16s8u_AC4R@Base 5.5 nppiScale_16s8u_C1R@Base 5.5 nppiScale_16s8u_C3R@Base 5.5 nppiScale_16s8u_C4R@Base 5.5 nppiScale_16u8u_AC4R@Base 5.5 nppiScale_16u8u_C1R@Base 5.5 nppiScale_16u8u_C3R@Base 5.5 nppiScale_16u8u_C4R@Base 5.5 nppiScale_32f8u_AC4R@Base 5.5 nppiScale_32f8u_C1R@Base 5.5 nppiScale_32f8u_C3R@Base 5.5 nppiScale_32f8u_C4R@Base 5.5 nppiScale_32s8u_AC4R@Base 5.5 nppiScale_32s8u_C1R@Base 5.5 nppiScale_32s8u_C3R@Base 5.5 nppiScale_32s8u_C4R@Base 5.5 nppiScale_8u16s_AC4R@Base 5.5 nppiScale_8u16s_C1R@Base 5.5 nppiScale_8u16s_C3R@Base 5.5 nppiScale_8u16s_C4R@Base 5.5 nppiScale_8u16u_AC4R@Base 5.5 nppiScale_8u16u_C1R@Base 5.5 nppiScale_8u16u_C3R@Base 5.5 nppiScale_8u16u_C4R@Base 5.5 nppiScale_8u32f_AC4R@Base 5.5 nppiScale_8u32f_C1R@Base 5.5 nppiScale_8u32f_C3R@Base 5.5 nppiScale_8u32f_C4R@Base 5.5 nppiScale_8u32s_AC4R@Base 5.5 nppiScale_8u32s_C1R@Base 5.5 nppiScale_8u32s_C3R@Base 5.5 nppiScale_8u32s_C4R@Base 5.5 nppiSet_16s_AC4MR@Base 4.0 nppiSet_16s_AC4R@Base 4.0 nppiSet_16s_C1MR@Base 4.0 nppiSet_16s_C1R@Base 4.0 nppiSet_16s_C2R@Base 4.0 nppiSet_16s_C3CR@Base 5.5 nppiSet_16s_C3MR@Base 5.5 nppiSet_16s_C3R@Base 5.5 nppiSet_16s_C4CR@Base 4.0 nppiSet_16s_C4MR@Base 4.0 nppiSet_16s_C4R@Base 4.0 nppiSet_16sc_AC4R@Base 4.1 nppiSet_16sc_C1R@Base 4.1 nppiSet_16sc_C2R@Base 4.1 nppiSet_16sc_C3R@Base 4.1 nppiSet_16sc_C4R@Base 4.1 nppiSet_16u_AC4MR@Base 4.0 nppiSet_16u_AC4R@Base 4.0 nppiSet_16u_C1MR@Base 4.0 nppiSet_16u_C1R@Base 4.0 nppiSet_16u_C2R@Base 4.0 nppiSet_16u_C3CR@Base 5.5 nppiSet_16u_C3MR@Base 5.5 nppiSet_16u_C3R@Base 5.5 nppiSet_16u_C4CR@Base 4.0 nppiSet_16u_C4MR@Base 4.0 nppiSet_16u_C4R@Base 4.0 nppiSet_32f_AC4MR@Base 4.0 nppiSet_32f_AC4R@Base 4.0 nppiSet_32f_C1MR@Base 4.0 nppiSet_32f_C1R@Base 4.0 nppiSet_32f_C3CR@Base 5.5 nppiSet_32f_C3MR@Base 5.5 nppiSet_32f_C3R@Base 5.5 nppiSet_32f_C4CR@Base 4.0 nppiSet_32f_C4MR@Base 4.0 nppiSet_32f_C4R@Base 4.0 nppiSet_32fc_AC4R@Base 4.1 nppiSet_32fc_C1R@Base 4.1 nppiSet_32fc_C2R@Base 4.1 nppiSet_32fc_C3R@Base 4.1 nppiSet_32fc_C4R@Base 4.1 nppiSet_32s_AC4MR@Base 4.0 nppiSet_32s_AC4R@Base 4.0 nppiSet_32s_C1MR@Base 4.0 nppiSet_32s_C1R@Base 4.0 nppiSet_32s_C3CR@Base 5.5 nppiSet_32s_C3MR@Base 5.5 nppiSet_32s_C3R@Base 5.5 nppiSet_32s_C4CR@Base 4.0 nppiSet_32s_C4MR@Base 4.0 nppiSet_32s_C4R@Base 4.0 nppiSet_32sc_AC4R@Base 4.1 nppiSet_32sc_C1R@Base 4.1 nppiSet_32sc_C2R@Base 4.1 nppiSet_32sc_C3R@Base 4.1 nppiSet_32sc_C4R@Base 4.1 nppiSet_8s_AC4R@Base 4.1 nppiSet_8s_C1R@Base 4.1 nppiSet_8s_C2R@Base 4.1 nppiSet_8s_C3R@Base 4.1 nppiSet_8s_C4R@Base 4.1 nppiSet_8u_AC4MR@Base 4.0 nppiSet_8u_AC4R@Base 4.0 nppiSet_8u_C1MR@Base 4.0 nppiSet_8u_C1R@Base 4.0 nppiSet_8u_C3CR@Base 5.5 nppiSet_8u_C3MR@Base 5.5 nppiSet_8u_C3R@Base 5.5 nppiSet_8u_C4CR@Base 4.0 nppiSet_8u_C4MR@Base 4.0 nppiSet_8u_C4R@Base 4.0 nppiSqrDistanceFull_Norm_16u32f_AC4R@Base 5.5 nppiSqrDistanceFull_Norm_16u32f_C1R@Base 5.5 nppiSqrDistanceFull_Norm_16u32f_C3R@Base 5.5 nppiSqrDistanceFull_Norm_16u32f_C4R@Base 5.5 nppiSqrDistanceFull_Norm_32f_AC4R@Base 5.5 nppiSqrDistanceFull_Norm_32f_C1R@Base 5.5 nppiSqrDistanceFull_Norm_32f_C3R@Base 5.5 nppiSqrDistanceFull_Norm_32f_C4R@Base 5.5 nppiSqrDistanceFull_Norm_8s32f_AC4R@Base 5.5 nppiSqrDistanceFull_Norm_8s32f_C1R@Base 5.5 nppiSqrDistanceFull_Norm_8s32f_C3R@Base 5.5 nppiSqrDistanceFull_Norm_8s32f_C4R@Base 5.5 nppiSqrDistanceFull_Norm_8u32f_AC4R@Base 5.5 nppiSqrDistanceFull_Norm_8u32f_C1R@Base 5.5 nppiSqrDistanceFull_Norm_8u32f_C3R@Base 5.5 nppiSqrDistanceFull_Norm_8u32f_C4R@Base 5.5 nppiSqrDistanceFull_Norm_8u_AC4RSfs@Base 5.5 nppiSqrDistanceFull_Norm_8u_C1RSfs@Base 5.5 nppiSqrDistanceFull_Norm_8u_C3RSfs@Base 5.5 nppiSqrDistanceFull_Norm_8u_C4RSfs@Base 5.5 nppiSqrDistanceSame_Norm_16u32f_AC4R@Base 5.5 nppiSqrDistanceSame_Norm_16u32f_C1R@Base 5.5 nppiSqrDistanceSame_Norm_16u32f_C3R@Base 5.5 nppiSqrDistanceSame_Norm_16u32f_C4R@Base 5.5 nppiSqrDistanceSame_Norm_32f_AC4R@Base 5.5 nppiSqrDistanceSame_Norm_32f_C1R@Base 5.5 nppiSqrDistanceSame_Norm_32f_C3R@Base 5.5 nppiSqrDistanceSame_Norm_32f_C4R@Base 5.5 nppiSqrDistanceSame_Norm_8s32f_AC4R@Base 5.5 nppiSqrDistanceSame_Norm_8s32f_C1R@Base 5.5 nppiSqrDistanceSame_Norm_8s32f_C3R@Base 5.5 nppiSqrDistanceSame_Norm_8s32f_C4R@Base 5.5 nppiSqrDistanceSame_Norm_8u32f_AC4R@Base 5.5 nppiSqrDistanceSame_Norm_8u32f_C1R@Base 5.5 nppiSqrDistanceSame_Norm_8u32f_C3R@Base 5.5 nppiSqrDistanceSame_Norm_8u32f_C4R@Base 5.5 nppiSqrDistanceSame_Norm_8u_AC4RSfs@Base 5.5 nppiSqrDistanceSame_Norm_8u_C1RSfs@Base 5.5 nppiSqrDistanceSame_Norm_8u_C3RSfs@Base 5.5 nppiSqrDistanceSame_Norm_8u_C4RSfs@Base 5.5 nppiSqrDistanceValid_Norm_16u32f_AC4R@Base 5.5 nppiSqrDistanceValid_Norm_16u32f_C1R@Base 5.5 nppiSqrDistanceValid_Norm_16u32f_C3R@Base 5.5 nppiSqrDistanceValid_Norm_16u32f_C4R@Base 5.5 nppiSqrDistanceValid_Norm_32f_AC4R@Base 5.5 nppiSqrDistanceValid_Norm_32f_C1R@Base 5.5 nppiSqrDistanceValid_Norm_32f_C3R@Base 5.5 nppiSqrDistanceValid_Norm_32f_C4R@Base 5.5 nppiSqrDistanceValid_Norm_8s32f_AC4R@Base 5.5 nppiSqrDistanceValid_Norm_8s32f_C1R@Base 5.5 nppiSqrDistanceValid_Norm_8s32f_C3R@Base 5.5 nppiSqrDistanceValid_Norm_8s32f_C4R@Base 5.5 nppiSqrDistanceValid_Norm_8u32f_AC4R@Base 5.5 nppiSqrDistanceValid_Norm_8u32f_C1R@Base 5.5 nppiSqrDistanceValid_Norm_8u32f_C3R@Base 5.5 nppiSqrDistanceValid_Norm_8u32f_C4R@Base 5.5 nppiSqrDistanceValid_Norm_8u_AC4RSfs@Base 5.5 nppiSqrDistanceValid_Norm_8u_C1RSfs@Base 5.5 nppiSqrDistanceValid_Norm_8u_C3RSfs@Base 5.5 nppiSqrDistanceValid_Norm_8u_C4RSfs@Base 5.5 nppiSqrIntegral_8u32f64f_C1R@Base 5.5 nppiSqrIntegral_8u32s64f_C1R@Base 5.5 nppiSqrIntegral_8u32s_C1R@Base 5.5 nppiSqr_16s_AC4IRSfs@Base 4.1 nppiSqr_16s_AC4RSfs@Base 4.1 nppiSqr_16s_C1IRSfs@Base 4.1 nppiSqr_16s_C1RSfs@Base 4.1 nppiSqr_16s_C3IRSfs@Base 4.1 nppiSqr_16s_C3RSfs@Base 4.1 nppiSqr_16s_C4IRSfs@Base 4.1 nppiSqr_16s_C4RSfs@Base 4.1 nppiSqr_16u_AC4IRSfs@Base 4.1 nppiSqr_16u_AC4RSfs@Base 4.1 nppiSqr_16u_C1IRSfs@Base 4.1 nppiSqr_16u_C1RSfs@Base 4.1 nppiSqr_16u_C3IRSfs@Base 4.1 nppiSqr_16u_C3RSfs@Base 4.1 nppiSqr_16u_C4IRSfs@Base 4.1 nppiSqr_16u_C4RSfs@Base 4.1 nppiSqr_32f_AC4IR@Base 4.1 nppiSqr_32f_AC4R@Base 4.1 nppiSqr_32f_C1IR@Base 4.1 nppiSqr_32f_C1R@Base 4.1 nppiSqr_32f_C3IR@Base 4.1 nppiSqr_32f_C3R@Base 4.1 nppiSqr_32f_C4IR@Base 4.1 nppiSqr_32f_C4R@Base 4.1 nppiSqr_8u_AC4IRSfs@Base 4.1 nppiSqr_8u_AC4RSfs@Base 4.1 nppiSqr_8u_C1IRSfs@Base 4.1 nppiSqr_8u_C1RSfs@Base 4.1 nppiSqr_8u_C3IRSfs@Base 4.1 nppiSqr_8u_C3RSfs@Base 4.1 nppiSqr_8u_C4IRSfs@Base 4.1 nppiSqr_8u_C4RSfs@Base 4.1 nppiSqrt_16s_AC4IRSfs@Base 4.1 nppiSqrt_16s_AC4RSfs@Base 4.1 nppiSqrt_16s_C1IRSfs@Base 4.1 nppiSqrt_16s_C1RSfs@Base 4.1 nppiSqrt_16s_C3IRSfs@Base 4.1 nppiSqrt_16s_C3RSfs@Base 4.1 nppiSqrt_16u_AC4IRSfs@Base 4.1 nppiSqrt_16u_AC4RSfs@Base 4.1 nppiSqrt_16u_C1IRSfs@Base 4.1 nppiSqrt_16u_C1RSfs@Base 4.1 nppiSqrt_16u_C3IRSfs@Base 4.1 nppiSqrt_16u_C3RSfs@Base 4.1 nppiSqrt_32f_AC4IR@Base 4.1 nppiSqrt_32f_AC4R@Base 4.1 nppiSqrt_32f_C1IR@Base 4.1 nppiSqrt_32f_C1R@Base 4.1 nppiSqrt_32f_C3IR@Base 4.1 nppiSqrt_32f_C3R@Base 4.1 nppiSqrt_32f_C4IR@Base 4.1 nppiSqrt_32f_C4R@Base 4.1 nppiSqrt_8u_AC4IRSfs@Base 4.1 nppiSqrt_8u_AC4RSfs@Base 4.1 nppiSqrt_8u_C1IRSfs@Base 4.1 nppiSqrt_8u_C1RSfs@Base 4.1 nppiSqrt_8u_C3IRSfs@Base 4.1 nppiSqrt_8u_C3RSfs@Base 4.1 nppiSubC_16s_AC4IRSfs@Base 4.1 nppiSubC_16s_AC4RSfs@Base 4.1 nppiSubC_16s_C1IRSfs@Base 4.1 nppiSubC_16s_C1RSfs@Base 4.1 nppiSubC_16s_C3IRSfs@Base 4.1 nppiSubC_16s_C3RSfs@Base 4.1 nppiSubC_16s_C4IRSfs@Base 4.1 nppiSubC_16s_C4RSfs@Base 4.1 nppiSubC_16sc_AC4IRSfs@Base 4.1 nppiSubC_16sc_AC4RSfs@Base 4.1 nppiSubC_16sc_C1IRSfs@Base 4.1 nppiSubC_16sc_C1RSfs@Base 4.1 nppiSubC_16sc_C3IRSfs@Base 4.1 nppiSubC_16sc_C3RSfs@Base 4.1 nppiSubC_16u_AC4IRSfs@Base 4.1 nppiSubC_16u_AC4RSfs@Base 4.1 nppiSubC_16u_C1IRSfs@Base 4.1 nppiSubC_16u_C1RSfs@Base 4.1 nppiSubC_16u_C3IRSfs@Base 4.1 nppiSubC_16u_C3RSfs@Base 4.1 nppiSubC_16u_C4IRSfs@Base 4.1 nppiSubC_16u_C4RSfs@Base 4.1 nppiSubC_32f_AC4IR@Base 4.1 nppiSubC_32f_AC4R@Base 4.1 nppiSubC_32f_C1IR@Base 4.1 nppiSubC_32f_C1R@Base 4.0 nppiSubC_32f_C3IR@Base 4.1 nppiSubC_32f_C3R@Base 4.1 nppiSubC_32f_C4IR@Base 4.1 nppiSubC_32f_C4R@Base 4.1 nppiSubC_32fc_AC4IR@Base 4.1 nppiSubC_32fc_AC4R@Base 4.1 nppiSubC_32fc_C1IR@Base 4.1 nppiSubC_32fc_C1R@Base 4.0 nppiSubC_32fc_C3IR@Base 4.1 nppiSubC_32fc_C3R@Base 4.1 nppiSubC_32fc_C4IR@Base 4.1 nppiSubC_32fc_C4R@Base 4.1 nppiSubC_32s_C1IRSfs@Base 4.1 nppiSubC_32s_C1RSfs@Base 4.1 nppiSubC_32s_C3IRSfs@Base 4.1 nppiSubC_32s_C3RSfs@Base 4.1 nppiSubC_32sc_AC4IRSfs@Base 4.1 nppiSubC_32sc_AC4RSfs@Base 4.1 nppiSubC_32sc_C1IRSfs@Base 4.1 nppiSubC_32sc_C1RSfs@Base 4.1 nppiSubC_32sc_C3IRSfs@Base 4.1 nppiSubC_32sc_C3RSfs@Base 4.1 nppiSubC_8u_AC4IRSfs@Base 4.1 nppiSubC_8u_AC4RSfs@Base 4.1 nppiSubC_8u_C1IRSfs@Base 4.1 nppiSubC_8u_C1RSfs@Base 4.1 nppiSubC_8u_C3IRSfs@Base 4.1 nppiSubC_8u_C3RSfs@Base 4.1 nppiSubC_8u_C4IRSfs@Base 4.1 nppiSubC_8u_C4RSfs@Base 4.1 nppiSub_16s_AC4IRSfs@Base 4.1 nppiSub_16s_AC4RSfs@Base 4.1 nppiSub_16s_C1IRSfs@Base 4.1 nppiSub_16s_C1RSfs@Base 4.1 nppiSub_16s_C3IRSfs@Base 4.1 nppiSub_16s_C3RSfs@Base 4.1 nppiSub_16s_C4IRSfs@Base 4.1 nppiSub_16s_C4RSfs@Base 4.1 nppiSub_16sc_AC4IRSfs@Base 4.1 nppiSub_16sc_AC4RSfs@Base 4.1 nppiSub_16sc_C1IRSfs@Base 4.1 nppiSub_16sc_C1RSfs@Base 4.1 nppiSub_16sc_C3IRSfs@Base 4.1 nppiSub_16sc_C3RSfs@Base 4.1 nppiSub_16u_AC4IRSfs@Base 4.1 nppiSub_16u_AC4RSfs@Base 4.1 nppiSub_16u_C1IRSfs@Base 4.1 nppiSub_16u_C1RSfs@Base 4.1 nppiSub_16u_C3IRSfs@Base 4.1 nppiSub_16u_C3RSfs@Base 4.1 nppiSub_16u_C4IRSfs@Base 4.1 nppiSub_16u_C4RSfs@Base 4.1 nppiSub_32f_AC4IR@Base 4.1 nppiSub_32f_AC4R@Base 4.1 nppiSub_32f_C1IR@Base 4.1 nppiSub_32f_C1R@Base 4.0 nppiSub_32f_C3IR@Base 4.1 nppiSub_32f_C3R@Base 4.1 nppiSub_32f_C4IR@Base 4.1 nppiSub_32f_C4R@Base 4.1 nppiSub_32fc_AC4IR@Base 4.1 nppiSub_32fc_AC4R@Base 4.1 nppiSub_32fc_C1IR@Base 4.1 nppiSub_32fc_C1R@Base 4.1 nppiSub_32fc_C3IR@Base 4.1 nppiSub_32fc_C3R@Base 4.1 nppiSub_32fc_C4IR@Base 4.1 nppiSub_32fc_C4R@Base 4.1 nppiSub_32s_C1IRSfs@Base 4.1 nppiSub_32s_C1R@Base 4.0 nppiSub_32s_C1RSfs@Base 4.1 nppiSub_32s_C3IRSfs@Base 4.1 nppiSub_32s_C3RSfs@Base 4.1 nppiSub_32sc_AC4IRSfs@Base 4.1 nppiSub_32sc_AC4RSfs@Base 4.1 nppiSub_32sc_C1IRSfs@Base 4.1 nppiSub_32sc_C1RSfs@Base 4.1 nppiSub_32sc_C3IRSfs@Base 4.1 nppiSub_32sc_C3RSfs@Base 4.1 nppiSub_8u_AC4IRSfs@Base 4.1 nppiSub_8u_AC4RSfs@Base 4.0 nppiSub_8u_C1IRSfs@Base 4.1 nppiSub_8u_C1RSfs@Base 4.0 nppiSub_8u_C3IRSfs@Base 4.1 nppiSub_8u_C3RSfs@Base 4.1 nppiSub_8u_C4IRSfs@Base 4.1 nppiSub_8u_C4RSfs@Base 4.0 nppiSumGetBufferHostSize_16s_AC4R@Base 5.0 nppiSumGetBufferHostSize_16s_C1R@Base 5.0 nppiSumGetBufferHostSize_16s_C3R@Base 5.0 nppiSumGetBufferHostSize_16s_C4R@Base 5.0 nppiSumGetBufferHostSize_16u_AC4R@Base 5.0 nppiSumGetBufferHostSize_16u_C1R@Base 5.0 nppiSumGetBufferHostSize_16u_C3R@Base 5.0 nppiSumGetBufferHostSize_16u_C4R@Base 5.0 nppiSumGetBufferHostSize_32f_AC4R@Base 5.0 nppiSumGetBufferHostSize_32f_C1R@Base 5.0 nppiSumGetBufferHostSize_32f_C3R@Base 5.0 nppiSumGetBufferHostSize_32f_C4R@Base 5.0 nppiSumGetBufferHostSize_8u64s_C1R@Base 5.0 nppiSumGetBufferHostSize_8u64s_C4R@Base 5.0 nppiSumGetBufferHostSize_8u_AC4R@Base 5.0 nppiSumGetBufferHostSize_8u_C1R@Base 5.0 nppiSumGetBufferHostSize_8u_C3R@Base 5.0 nppiSumGetBufferHostSize_8u_C4R@Base 5.0 nppiSumWindowColumn_8u32f_C1R@Base 4.0 nppiSumWindowRow_8u32f_C1R@Base 4.0 nppiSum_16s_AC4R@Base 5.0 nppiSum_16s_C1R@Base 5.0 nppiSum_16s_C3R@Base 5.0 nppiSum_16s_C4R@Base 5.0 nppiSum_16u_AC4R@Base 5.0 nppiSum_16u_C1R@Base 5.0 nppiSum_16u_C3R@Base 5.0 nppiSum_16u_C4R@Base 5.0 nppiSum_32f_AC4R@Base 5.0 nppiSum_32f_C1R@Base 5.0 nppiSum_32f_C3R@Base 5.0 nppiSum_32f_C4R@Base 5.0 nppiSum_8u64s_C1R@Base 4.1 nppiSum_8u64s_C4R@Base 4.1 nppiSum_8u_AC4R@Base 5.0 nppiSum_8u_C1R@Base 4.0 nppiSum_8u_C3R@Base 5.0 nppiSum_8u_C4R@Base 4.0 nppiSwapChannels_16s_AC4R@Base 5.5 nppiSwapChannels_16s_C3C4R@Base 5.5 nppiSwapChannels_16s_C3IR@Base 5.5 nppiSwapChannels_16s_C3R@Base 5.5 nppiSwapChannels_16s_C4C3R@Base 5.5 nppiSwapChannels_16s_C4IR@Base 5.5 nppiSwapChannels_16s_C4R@Base 5.5 nppiSwapChannels_16u_AC4R@Base 5.5 nppiSwapChannels_16u_C3C4R@Base 5.5 nppiSwapChannels_16u_C3IR@Base 5.5 nppiSwapChannels_16u_C3R@Base 5.5 nppiSwapChannels_16u_C4C3R@Base 5.5 nppiSwapChannels_16u_C4IR@Base 5.5 nppiSwapChannels_16u_C4R@Base 5.5 nppiSwapChannels_32f_AC4R@Base 5.5 nppiSwapChannels_32f_C3C4R@Base 5.5 nppiSwapChannels_32f_C3IR@Base 5.5 nppiSwapChannels_32f_C3R@Base 5.5 nppiSwapChannels_32f_C4C3R@Base 5.5 nppiSwapChannels_32f_C4IR@Base 5.5 nppiSwapChannels_32f_C4R@Base 5.5 nppiSwapChannels_32s_AC4R@Base 5.5 nppiSwapChannels_32s_C3C4R@Base 5.5 nppiSwapChannels_32s_C3IR@Base 5.5 nppiSwapChannels_32s_C3R@Base 5.5 nppiSwapChannels_32s_C4C3R@Base 5.5 nppiSwapChannels_32s_C4IR@Base 5.5 nppiSwapChannels_32s_C4R@Base 5.5 nppiSwapChannels_8u_AC4R@Base 5.5 nppiSwapChannels_8u_C3C4R@Base 5.5 nppiSwapChannels_8u_C3IR@Base 5.5 nppiSwapChannels_8u_C3R@Base 5.5 nppiSwapChannels_8u_C4C3R@Base 5.5 nppiSwapChannels_8u_C4IR@Base 4.0 nppiSwapChannels_8u_C4R@Base 5.5 nppiThreshold_16s_AC4IR@Base 5.0 nppiThreshold_16s_AC4R@Base 5.0 nppiThreshold_16s_C1IR@Base 5.0 nppiThreshold_16s_C1R@Base 5.0 nppiThreshold_16s_C3IR@Base 5.0 nppiThreshold_16s_C3R@Base 5.0 nppiThreshold_16u_AC4IR@Base 5.0 nppiThreshold_16u_AC4R@Base 5.0 nppiThreshold_16u_C1IR@Base 5.0 nppiThreshold_16u_C1R@Base 5.0 nppiThreshold_16u_C3IR@Base 5.0 nppiThreshold_16u_C3R@Base 5.0 nppiThreshold_32f_AC4IR@Base 5.0 nppiThreshold_32f_AC4R@Base 5.0 nppiThreshold_32f_C1IR@Base 5.0 nppiThreshold_32f_C1R@Base 4.0 nppiThreshold_32f_C3IR@Base 5.0 nppiThreshold_32f_C3R@Base 5.0 nppiThreshold_8u_AC4IR@Base 5.0 nppiThreshold_8u_AC4R@Base 4.0 nppiThreshold_8u_C1IR@Base 5.0 nppiThreshold_8u_C1R@Base 5.0 nppiThreshold_8u_C3IR@Base 5.0 nppiThreshold_8u_C3R@Base 5.0 nppiThreshold_GTVal_16s_AC4IR@Base 5.0 nppiThreshold_GTVal_16s_AC4R@Base 5.0 nppiThreshold_GTVal_16s_C1IR@Base 5.0 nppiThreshold_GTVal_16s_C1R@Base 5.0 nppiThreshold_GTVal_16s_C3IR@Base 5.0 nppiThreshold_GTVal_16s_C3R@Base 5.0 nppiThreshold_GTVal_16u_AC4IR@Base 5.0 nppiThreshold_GTVal_16u_AC4R@Base 5.0 nppiThreshold_GTVal_16u_C1IR@Base 5.0 nppiThreshold_GTVal_16u_C1R@Base 5.0 nppiThreshold_GTVal_16u_C3IR@Base 5.0 nppiThreshold_GTVal_16u_C3R@Base 5.0 nppiThreshold_GTVal_32f_AC4IR@Base 5.0 nppiThreshold_GTVal_32f_AC4R@Base 5.0 nppiThreshold_GTVal_32f_C1IR@Base 5.0 nppiThreshold_GTVal_32f_C1R@Base 5.0 nppiThreshold_GTVal_32f_C3IR@Base 5.0 nppiThreshold_GTVal_32f_C3R@Base 5.0 nppiThreshold_GTVal_8u_AC4IR@Base 5.0 nppiThreshold_GTVal_8u_AC4R@Base 5.0 nppiThreshold_GTVal_8u_C1IR@Base 5.0 nppiThreshold_GTVal_8u_C1R@Base 5.0 nppiThreshold_GTVal_8u_C3IR@Base 5.0 nppiThreshold_GTVal_8u_C3R@Base 5.0 nppiThreshold_GT_16s_AC4IR@Base 5.0 nppiThreshold_GT_16s_AC4R@Base 5.0 nppiThreshold_GT_16s_C1IR@Base 5.0 nppiThreshold_GT_16s_C1R@Base 5.0 nppiThreshold_GT_16s_C3IR@Base 5.0 nppiThreshold_GT_16s_C3R@Base 5.0 nppiThreshold_GT_16u_AC4IR@Base 5.0 nppiThreshold_GT_16u_AC4R@Base 5.0 nppiThreshold_GT_16u_C1IR@Base 5.0 nppiThreshold_GT_16u_C1R@Base 5.0 nppiThreshold_GT_16u_C3IR@Base 5.0 nppiThreshold_GT_16u_C3R@Base 5.0 nppiThreshold_GT_32f_AC4IR@Base 5.0 nppiThreshold_GT_32f_AC4R@Base 5.0 nppiThreshold_GT_32f_C1IR@Base 5.0 nppiThreshold_GT_32f_C1R@Base 5.0 nppiThreshold_GT_32f_C3IR@Base 5.0 nppiThreshold_GT_32f_C3R@Base 5.0 nppiThreshold_GT_8u_AC4IR@Base 5.0 nppiThreshold_GT_8u_AC4R@Base 5.0 nppiThreshold_GT_8u_C1IR@Base 5.0 nppiThreshold_GT_8u_C1R@Base 5.0 nppiThreshold_GT_8u_C3IR@Base 5.0 nppiThreshold_GT_8u_C3R@Base 5.0 nppiThreshold_LTValGTVal_16s_AC4IR@Base 5.0 nppiThreshold_LTValGTVal_16s_AC4R@Base 5.0 nppiThreshold_LTValGTVal_16s_C1IR@Base 5.0 nppiThreshold_LTValGTVal_16s_C1R@Base 5.0 nppiThreshold_LTValGTVal_16s_C3IR@Base 5.0 nppiThreshold_LTValGTVal_16s_C3R@Base 5.0 nppiThreshold_LTValGTVal_16u_AC4IR@Base 5.0 nppiThreshold_LTValGTVal_16u_AC4R@Base 5.0 nppiThreshold_LTValGTVal_16u_C1IR@Base 5.0 nppiThreshold_LTValGTVal_16u_C1R@Base 5.0 nppiThreshold_LTValGTVal_16u_C3IR@Base 5.0 nppiThreshold_LTValGTVal_16u_C3R@Base 5.0 nppiThreshold_LTValGTVal_32f_AC4IR@Base 5.0 nppiThreshold_LTValGTVal_32f_AC4R@Base 5.0 nppiThreshold_LTValGTVal_32f_C1IR@Base 5.0 nppiThreshold_LTValGTVal_32f_C1R@Base 5.0 nppiThreshold_LTValGTVal_32f_C3IR@Base 5.0 nppiThreshold_LTValGTVal_32f_C3R@Base 5.0 nppiThreshold_LTValGTVal_8u_AC4IR@Base 5.0 nppiThreshold_LTValGTVal_8u_AC4R@Base 5.0 nppiThreshold_LTValGTVal_8u_C1IR@Base 5.0 nppiThreshold_LTValGTVal_8u_C1R@Base 5.0 nppiThreshold_LTValGTVal_8u_C3IR@Base 5.0 nppiThreshold_LTValGTVal_8u_C3R@Base 5.0 nppiThreshold_LTVal_16s_AC4IR@Base 5.0 nppiThreshold_LTVal_16s_AC4R@Base 5.0 nppiThreshold_LTVal_16s_C1IR@Base 5.0 nppiThreshold_LTVal_16s_C1R@Base 5.0 nppiThreshold_LTVal_16s_C3IR@Base 5.0 nppiThreshold_LTVal_16s_C3R@Base 5.0 nppiThreshold_LTVal_16u_AC4IR@Base 5.0 nppiThreshold_LTVal_16u_AC4R@Base 5.0 nppiThreshold_LTVal_16u_C1IR@Base 5.0 nppiThreshold_LTVal_16u_C1R@Base 5.0 nppiThreshold_LTVal_16u_C3IR@Base 5.0 nppiThreshold_LTVal_16u_C3R@Base 5.0 nppiThreshold_LTVal_32f_AC4IR@Base 5.0 nppiThreshold_LTVal_32f_AC4R@Base 5.0 nppiThreshold_LTVal_32f_C1IR@Base 5.0 nppiThreshold_LTVal_32f_C1R@Base 5.0 nppiThreshold_LTVal_32f_C3IR@Base 5.0 nppiThreshold_LTVal_32f_C3R@Base 5.0 nppiThreshold_LTVal_8u_AC4IR@Base 5.0 nppiThreshold_LTVal_8u_AC4R@Base 5.0 nppiThreshold_LTVal_8u_C1IR@Base 5.0 nppiThreshold_LTVal_8u_C1R@Base 5.0 nppiThreshold_LTVal_8u_C3IR@Base 5.0 nppiThreshold_LTVal_8u_C3R@Base 5.0 nppiThreshold_LT_16s_AC4IR@Base 5.0 nppiThreshold_LT_16s_AC4R@Base 5.0 nppiThreshold_LT_16s_C1IR@Base 5.0 nppiThreshold_LT_16s_C1R@Base 5.0 nppiThreshold_LT_16s_C3IR@Base 5.0 nppiThreshold_LT_16s_C3R@Base 5.0 nppiThreshold_LT_16u_AC4IR@Base 5.0 nppiThreshold_LT_16u_AC4R@Base 5.0 nppiThreshold_LT_16u_C1IR@Base 5.0 nppiThreshold_LT_16u_C1R@Base 5.0 nppiThreshold_LT_16u_C3IR@Base 5.0 nppiThreshold_LT_16u_C3R@Base 5.0 nppiThreshold_LT_32f_AC4IR@Base 5.0 nppiThreshold_LT_32f_AC4R@Base 5.0 nppiThreshold_LT_32f_C1IR@Base 5.0 nppiThreshold_LT_32f_C1R@Base 5.0 nppiThreshold_LT_32f_C3IR@Base 5.0 nppiThreshold_LT_32f_C3R@Base 5.0 nppiThreshold_LT_8u_AC4IR@Base 5.0 nppiThreshold_LT_8u_AC4R@Base 5.0 nppiThreshold_LT_8u_C1IR@Base 5.0 nppiThreshold_LT_8u_C1R@Base 5.0 nppiThreshold_LT_8u_C3IR@Base 5.0 nppiThreshold_LT_8u_C3R@Base 5.0 nppiThreshold_Val_16s_AC4IR@Base 5.0 nppiThreshold_Val_16s_AC4R@Base 5.0 nppiThreshold_Val_16s_C1IR@Base 5.0 nppiThreshold_Val_16s_C1R@Base 5.0 nppiThreshold_Val_16s_C3IR@Base 5.0 nppiThreshold_Val_16s_C3R@Base 5.0 nppiThreshold_Val_16u_AC4IR@Base 5.0 nppiThreshold_Val_16u_AC4R@Base 5.0 nppiThreshold_Val_16u_C1IR@Base 5.0 nppiThreshold_Val_16u_C1R@Base 5.0 nppiThreshold_Val_16u_C3IR@Base 5.0 nppiThreshold_Val_16u_C3R@Base 5.0 nppiThreshold_Val_32f_AC4IR@Base 5.0 nppiThreshold_Val_32f_AC4R@Base 5.0 nppiThreshold_Val_32f_C1IR@Base 5.0 nppiThreshold_Val_32f_C1R@Base 5.0 nppiThreshold_Val_32f_C3IR@Base 5.0 nppiThreshold_Val_32f_C3R@Base 5.0 nppiThreshold_Val_8u_AC4IR@Base 5.0 nppiThreshold_Val_8u_AC4R@Base 5.0 nppiThreshold_Val_8u_C1IR@Base 5.0 nppiThreshold_Val_8u_C1R@Base 5.0 nppiThreshold_Val_8u_C3IR@Base 5.0 nppiThreshold_Val_8u_C3R@Base 5.0 nppiTranspose_16s_C1R@Base 5.5 nppiTranspose_16s_C3R@Base 5.5 nppiTranspose_16s_C4R@Base 5.5 nppiTranspose_16u_C1R@Base 5.5 nppiTranspose_16u_C3R@Base 5.5 nppiTranspose_16u_C4R@Base 5.5 nppiTranspose_32f_C1R@Base 5.5 nppiTranspose_32f_C3R@Base 5.5 nppiTranspose_32f_C4R@Base 5.5 nppiTranspose_32s_C1R@Base 5.5 nppiTranspose_32s_C3R@Base 5.5 nppiTranspose_32s_C4R@Base 5.5 nppiTranspose_8u_C1R@Base 4.0 nppiTranspose_8u_C3R@Base 5.5 nppiTranspose_8u_C4R@Base 5.5 nppiValidNormLevelGetBufferHostSize_16u32f_AC4R@Base 5.5 nppiValidNormLevelGetBufferHostSize_16u32f_C1R@Base 5.5 nppiValidNormLevelGetBufferHostSize_16u32f_C3R@Base 5.5 nppiValidNormLevelGetBufferHostSize_16u32f_C4R@Base 5.5 nppiValidNormLevelGetBufferHostSize_32f_AC4R@Base 5.5 nppiValidNormLevelGetBufferHostSize_32f_C1R@Base 5.5 nppiValidNormLevelGetBufferHostSize_32f_C3R@Base 5.5 nppiValidNormLevelGetBufferHostSize_32f_C4R@Base 5.5 nppiValidNormLevelGetBufferHostSize_8s32f_AC4R@Base 5.5 nppiValidNormLevelGetBufferHostSize_8s32f_C1R@Base 5.5 nppiValidNormLevelGetBufferHostSize_8s32f_C3R@Base 5.5 nppiValidNormLevelGetBufferHostSize_8s32f_C4R@Base 5.5 nppiValidNormLevelGetBufferHostSize_8u32f_AC4R@Base 5.5 nppiValidNormLevelGetBufferHostSize_8u32f_C1R@Base 5.5 nppiValidNormLevelGetBufferHostSize_8u32f_C3R@Base 5.5 nppiValidNormLevelGetBufferHostSize_8u32f_C4R@Base 5.5 nppiValidNormLevelGetBufferHostSize_8u_AC4RSfs@Base 5.5 nppiValidNormLevelGetBufferHostSize_8u_C1RSfs@Base 5.5 nppiValidNormLevelGetBufferHostSize_8u_C3RSfs@Base 5.5 nppiValidNormLevelGetBufferHostSize_8u_C4RSfs@Base 5.5 nppiWarpAffineBack_16u_AC4R@Base 4.0 nppiWarpAffineBack_16u_C1R@Base 4.0 nppiWarpAffineBack_16u_C3R@Base 4.0 nppiWarpAffineBack_16u_C4R@Base 4.0 nppiWarpAffineBack_16u_P3R@Base 4.0 nppiWarpAffineBack_16u_P4R@Base 4.0 nppiWarpAffineBack_32f_AC4R@Base 4.0 nppiWarpAffineBack_32f_C1R@Base 4.0 nppiWarpAffineBack_32f_C3R@Base 4.0 nppiWarpAffineBack_32f_C4R@Base 4.0 nppiWarpAffineBack_32f_P3R@Base 4.0 nppiWarpAffineBack_32f_P4R@Base 4.0 nppiWarpAffineBack_32s_AC4R@Base 4.0 nppiWarpAffineBack_32s_C1R@Base 4.0 nppiWarpAffineBack_32s_C3R@Base 4.0 nppiWarpAffineBack_32s_C4R@Base 4.0 nppiWarpAffineBack_32s_P3R@Base 4.0 nppiWarpAffineBack_32s_P4R@Base 4.0 nppiWarpAffineBack_8u_AC4R@Base 4.0 nppiWarpAffineBack_8u_C1R@Base 4.0 nppiWarpAffineBack_8u_C3R@Base 4.0 nppiWarpAffineBack_8u_C4R@Base 4.0 nppiWarpAffineBack_8u_P3R@Base 4.0 nppiWarpAffineBack_8u_P4R@Base 4.0 nppiWarpAffineQuad_16u_AC4R@Base 4.0 nppiWarpAffineQuad_16u_C1R@Base 4.0 nppiWarpAffineQuad_16u_C3R@Base 4.0 nppiWarpAffineQuad_16u_C4R@Base 4.0 nppiWarpAffineQuad_16u_P3R@Base 4.0 nppiWarpAffineQuad_16u_P4R@Base 4.0 nppiWarpAffineQuad_32f_AC4R@Base 4.0 nppiWarpAffineQuad_32f_C1R@Base 4.0 nppiWarpAffineQuad_32f_C3R@Base 4.0 nppiWarpAffineQuad_32f_C4R@Base 4.0 nppiWarpAffineQuad_32f_P3R@Base 4.0 nppiWarpAffineQuad_32f_P4R@Base 4.0 nppiWarpAffineQuad_32s_AC4R@Base 4.0 nppiWarpAffineQuad_32s_C1R@Base 4.0 nppiWarpAffineQuad_32s_C3R@Base 4.0 nppiWarpAffineQuad_32s_C4R@Base 4.0 nppiWarpAffineQuad_32s_P3R@Base 4.0 nppiWarpAffineQuad_32s_P4R@Base 4.0 nppiWarpAffineQuad_8u_AC4R@Base 4.0 nppiWarpAffineQuad_8u_C1R@Base 4.0 nppiWarpAffineQuad_8u_C3R@Base 4.0 nppiWarpAffineQuad_8u_C4R@Base 4.0 nppiWarpAffineQuad_8u_P3R@Base 4.0 nppiWarpAffineQuad_8u_P4R@Base 4.0 nppiWarpAffine_16u_AC4R@Base 4.0 nppiWarpAffine_16u_C1R@Base 4.0 nppiWarpAffine_16u_C3R@Base 4.0 nppiWarpAffine_16u_C4R@Base 4.0 nppiWarpAffine_16u_P3R@Base 4.0 nppiWarpAffine_16u_P4R@Base 4.0 nppiWarpAffine_32f_AC4R@Base 4.0 nppiWarpAffine_32f_C1R@Base 4.0 nppiWarpAffine_32f_C3R@Base 4.0 nppiWarpAffine_32f_C4R@Base 4.0 nppiWarpAffine_32f_P3R@Base 4.0 nppiWarpAffine_32f_P4R@Base 4.0 nppiWarpAffine_32s_AC4R@Base 4.0 nppiWarpAffine_32s_C1R@Base 4.0 nppiWarpAffine_32s_C3R@Base 4.0 nppiWarpAffine_32s_C4R@Base 4.0 nppiWarpAffine_32s_P3R@Base 4.0 nppiWarpAffine_32s_P4R@Base 4.0 nppiWarpAffine_64f_AC4R@Base 5.0 nppiWarpAffine_64f_C1R@Base 5.0 nppiWarpAffine_64f_C3R@Base 5.0 nppiWarpAffine_64f_C4R@Base 5.0 nppiWarpAffine_64f_P3R@Base 5.0 nppiWarpAffine_64f_P4R@Base 5.0 nppiWarpAffine_8u_AC4R@Base 4.0 nppiWarpAffine_8u_C1R@Base 4.0 nppiWarpAffine_8u_C3R@Base 4.0 nppiWarpAffine_8u_C4R@Base 4.0 nppiWarpAffine_8u_P3R@Base 4.0 nppiWarpAffine_8u_P4R@Base 4.0 nppiWarpPerspectiveBack_16u_AC4R@Base 4.0 nppiWarpPerspectiveBack_16u_C1R@Base 4.0 nppiWarpPerspectiveBack_16u_C3R@Base 4.0 nppiWarpPerspectiveBack_16u_C4R@Base 4.0 nppiWarpPerspectiveBack_16u_P3R@Base 4.0 nppiWarpPerspectiveBack_16u_P4R@Base 4.0 nppiWarpPerspectiveBack_32f_AC4R@Base 4.0 nppiWarpPerspectiveBack_32f_C1R@Base 4.0 nppiWarpPerspectiveBack_32f_C3R@Base 4.0 nppiWarpPerspectiveBack_32f_C4R@Base 4.0 nppiWarpPerspectiveBack_32f_P3R@Base 4.0 nppiWarpPerspectiveBack_32f_P4R@Base 4.0 nppiWarpPerspectiveBack_32s_AC4R@Base 4.0 nppiWarpPerspectiveBack_32s_C1R@Base 4.0 nppiWarpPerspectiveBack_32s_C3R@Base 4.0 nppiWarpPerspectiveBack_32s_C4R@Base 4.0 nppiWarpPerspectiveBack_32s_P3R@Base 4.0 nppiWarpPerspectiveBack_32s_P4R@Base 4.0 nppiWarpPerspectiveBack_8u_AC4R@Base 4.0 nppiWarpPerspectiveBack_8u_C1R@Base 4.0 nppiWarpPerspectiveBack_8u_C3R@Base 4.0 nppiWarpPerspectiveBack_8u_C4R@Base 4.0 nppiWarpPerspectiveBack_8u_P3R@Base 4.0 nppiWarpPerspectiveBack_8u_P4R@Base 4.0 nppiWarpPerspectiveQuad_16u_AC4R@Base 4.0 nppiWarpPerspectiveQuad_16u_C1R@Base 4.0 nppiWarpPerspectiveQuad_16u_C3R@Base 4.0 nppiWarpPerspectiveQuad_16u_C4R@Base 4.0 nppiWarpPerspectiveQuad_16u_P3R@Base 4.0 nppiWarpPerspectiveQuad_16u_P4R@Base 4.0 nppiWarpPerspectiveQuad_32f_AC4R@Base 4.0 nppiWarpPerspectiveQuad_32f_C1R@Base 4.0 nppiWarpPerspectiveQuad_32f_C3R@Base 4.0 nppiWarpPerspectiveQuad_32f_C4R@Base 4.0 nppiWarpPerspectiveQuad_32f_P3R@Base 4.0 nppiWarpPerspectiveQuad_32f_P4R@Base 4.0 nppiWarpPerspectiveQuad_32s_AC4R@Base 4.0 nppiWarpPerspectiveQuad_32s_C1R@Base 4.0 nppiWarpPerspectiveQuad_32s_C3R@Base 4.0 nppiWarpPerspectiveQuad_32s_C4R@Base 4.0 nppiWarpPerspectiveQuad_32s_P3R@Base 4.0 nppiWarpPerspectiveQuad_32s_P4R@Base 4.0 nppiWarpPerspectiveQuad_8u_AC4R@Base 4.0 nppiWarpPerspectiveQuad_8u_C1R@Base 4.0 nppiWarpPerspectiveQuad_8u_C3R@Base 4.0 nppiWarpPerspectiveQuad_8u_C4R@Base 4.0 nppiWarpPerspectiveQuad_8u_P3R@Base 4.0 nppiWarpPerspectiveQuad_8u_P4R@Base 4.0 nppiWarpPerspective_16u_AC4R@Base 4.0 nppiWarpPerspective_16u_C1R@Base 4.0 nppiWarpPerspective_16u_C3R@Base 4.0 nppiWarpPerspective_16u_C4R@Base 4.0 nppiWarpPerspective_16u_P3R@Base 4.0 nppiWarpPerspective_16u_P4R@Base 4.0 nppiWarpPerspective_32f_AC4R@Base 4.0 nppiWarpPerspective_32f_C1R@Base 4.0 nppiWarpPerspective_32f_C3R@Base 4.0 nppiWarpPerspective_32f_C4R@Base 4.0 nppiWarpPerspective_32f_P3R@Base 4.0 nppiWarpPerspective_32f_P4R@Base 4.0 nppiWarpPerspective_32s_AC4R@Base 4.0 nppiWarpPerspective_32s_C1R@Base 4.0 nppiWarpPerspective_32s_C3R@Base 4.0 nppiWarpPerspective_32s_C4R@Base 4.0 nppiWarpPerspective_32s_P3R@Base 4.0 nppiWarpPerspective_32s_P4R@Base 4.0 nppiWarpPerspective_8u_AC4R@Base 4.0 nppiWarpPerspective_8u_C1R@Base 4.0 nppiWarpPerspective_8u_C3R@Base 4.0 nppiWarpPerspective_8u_C4R@Base 4.0 nppiWarpPerspective_8u_P3R@Base 4.0 nppiWarpPerspective_8u_P4R@Base 4.0 nppiXYZToRGB_8u_AC4R@Base 5.0 nppiXYZToRGB_8u_C3R@Base 5.0 nppiXorC_16u_AC4IR@Base 4.1 nppiXorC_16u_AC4R@Base 4.1 nppiXorC_16u_C1IR@Base 4.1 nppiXorC_16u_C1R@Base 4.1 nppiXorC_16u_C3IR@Base 4.1 nppiXorC_16u_C3R@Base 4.1 nppiXorC_16u_C4IR@Base 4.1 nppiXorC_16u_C4R@Base 4.1 nppiXorC_32s_AC4IR@Base 4.1 nppiXorC_32s_AC4R@Base 4.1 nppiXorC_32s_C1IR@Base 4.1 nppiXorC_32s_C1R@Base 4.1 nppiXorC_32s_C3IR@Base 4.1 nppiXorC_32s_C3R@Base 4.1 nppiXorC_32s_C4IR@Base 4.1 nppiXorC_32s_C4R@Base 4.1 nppiXorC_8u_AC4IR@Base 4.1 nppiXorC_8u_AC4R@Base 4.1 nppiXorC_8u_C1IR@Base 4.1 nppiXorC_8u_C1R@Base 4.1 nppiXorC_8u_C3IR@Base 4.1 nppiXorC_8u_C3R@Base 4.1 nppiXorC_8u_C4IR@Base 4.1 nppiXorC_8u_C4R@Base 4.1 nppiXor_16u_AC4IR@Base 4.1 nppiXor_16u_AC4R@Base 4.1 nppiXor_16u_C1IR@Base 4.1 nppiXor_16u_C1R@Base 4.1 nppiXor_16u_C3IR@Base 4.1 nppiXor_16u_C3R@Base 4.1 nppiXor_16u_C4IR@Base 4.1 nppiXor_16u_C4R@Base 4.1 nppiXor_32s_AC4IR@Base 4.1 nppiXor_32s_AC4R@Base 4.1 nppiXor_32s_C1IR@Base 4.1 nppiXor_32s_C1R@Base 4.1 nppiXor_32s_C3IR@Base 4.1 nppiXor_32s_C3R@Base 4.1 nppiXor_32s_C4IR@Base 4.1 nppiXor_32s_C4R@Base 4.1 nppiXor_8u_AC4IR@Base 4.1 nppiXor_8u_AC4R@Base 4.1 nppiXor_8u_C1IR@Base 4.1 nppiXor_8u_C1R@Base 4.1 nppiXor_8u_C3IR@Base 4.1 nppiXor_8u_C3R@Base 4.1 nppiXor_8u_C4IR@Base 4.1 nppiXor_8u_C4R@Base 4.1 nppiYCCToRGB_8u_AC4R@Base 5.0 nppiYCCToRGB_8u_C3R@Base 5.0 nppiYCbCr411ToBGR_8u_P3C3R@Base 5.0 nppiYCbCr411ToBGR_8u_P3C4R@Base 5.0 nppiYCbCr411ToYCbCr420_8u_P2P3R@Base 5.0 nppiYCbCr411ToYCbCr420_8u_P3P2R@Base 5.0 nppiYCbCr411ToYCbCr420_8u_P3R@Base 5.0 nppiYCbCr411ToYCbCr422_8u_P2C2R@Base 5.0 nppiYCbCr411ToYCbCr422_8u_P2P3R@Base 5.0 nppiYCbCr411ToYCbCr422_8u_P3C2R@Base 5.0 nppiYCbCr411ToYCbCr422_8u_P3R@Base 5.0 nppiYCbCr411ToYCrCb420_8u_P2P3R@Base 5.0 nppiYCbCr411ToYCrCb422_8u_P3C2R@Base 5.0 nppiYCbCr411ToYCrCb422_8u_P3R@Base 5.0 nppiYCbCr411_8u_P2P3R@Base 5.0 nppiYCbCr411_8u_P3P2R@Base 5.0 nppiYCbCr420ToBGR_709CSC_8u_P3C3R@Base 5.0 nppiYCbCr420ToBGR_709HDTV_8u_P3C4R@Base 5.0 nppiYCbCr420ToBGR_8u_P3C3R@Base 5.0 nppiYCbCr420ToBGR_8u_P3C4R@Base 5.0 nppiYCbCr420ToCbYCr422_8u_P2C2R@Base 5.0 nppiYCbCr420ToRGB_8u_P3C3R@Base 4.0 nppiYCbCr420ToYCbCr411_8u_P2P3R@Base 5.0 nppiYCbCr420ToYCbCr411_8u_P3P2R@Base 4.0 nppiYCbCr420ToYCbCr422_8u_P2C2R@Base 5.0 nppiYCbCr420ToYCbCr422_8u_P2P3R@Base 5.0 nppiYCbCr420ToYCbCr422_8u_P3R@Base 4.0 nppiYCbCr420ToYCrCb420_8u_P2P3R@Base 5.0 nppiYCbCr420_8u_P2P3R@Base 5.0 nppiYCbCr420_8u_P3P2R@Base 5.0 nppiYCbCr422ToBGR_8u_C2C3R@Base 5.0 nppiYCbCr422ToBGR_8u_C2C4R@Base 5.0 nppiYCbCr422ToBGR_8u_P3C3R@Base 5.0 nppiYCbCr422ToCbYCr422_8u_C2R@Base 5.0 nppiYCbCr422ToRGB_8u_C2C3R@Base 4.0 nppiYCbCr422ToRGB_8u_C2P3R@Base 5.0 nppiYCbCr422ToRGB_8u_P3C3R@Base 5.0 nppiYCbCr422ToYCbCr411_8u_C2P2R@Base 5.0 nppiYCbCr422ToYCbCr411_8u_C2P3R@Base 5.0 nppiYCbCr422ToYCbCr411_8u_P3P2R@Base 5.0 nppiYCbCr422ToYCbCr411_8u_P3R@Base 4.0 nppiYCbCr422ToYCbCr420_8u_C2P2R@Base 5.0 nppiYCbCr422ToYCbCr420_8u_C2P3R@Base 5.0 nppiYCbCr422ToYCbCr420_8u_P3P2R@Base 5.0 nppiYCbCr422ToYCbCr420_8u_P3R@Base 4.0 nppiYCbCr422ToYCrCb420_8u_C2P3R@Base 5.0 nppiYCbCr422ToYCrCb422_8u_C2R@Base 5.0 nppiYCbCr422ToYCrCb422_8u_P3C2R@Base 5.0 nppiYCbCr422_8u_C2P3R@Base 5.0 nppiYCbCr422_8u_P3C2R@Base 5.0 nppiYCbCrToBGR_709CSC_8u_P3C3R@Base 5.0 nppiYCbCrToBGR_709CSC_8u_P3C4R@Base 5.0 nppiYCbCrToBGR_8u_P3C3R@Base 5.0 nppiYCbCrToBGR_8u_P3C4R@Base 5.0 nppiYCbCrToRGB_8u_AC4R@Base 4.0 nppiYCbCrToRGB_8u_C3R@Base 4.0 nppiYCbCrToRGB_8u_P3C3R@Base 5.0 nppiYCbCrToRGB_8u_P3C4R@Base 5.0 nppiYCbCrToRGB_8u_P3R@Base 4.0 nppiYCrCb420ToCbYCr422_8u_P3C2R@Base 5.0 nppiYCrCb420ToRGB_8u_P3C4R@Base 5.0 nppiYCrCb420ToYCbCr411_8u_P3P2R@Base 5.0 nppiYCrCb420ToYCbCr420_8u_P3P2R@Base 5.0 nppiYCrCb420ToYCbCr422_8u_P3C2R@Base 5.0 nppiYCrCb420ToYCbCr422_8u_P3R@Base 5.0 nppiYCrCb422ToRGB_8u_C2C3R@Base 5.0 nppiYCrCb422ToRGB_8u_C2P3R@Base 5.0 nppiYCrCb422ToYCbCr411_8u_C2P3R@Base 5.0 nppiYCrCb422ToYCbCr420_8u_C2P3R@Base 5.0 nppiYCrCb422ToYCbCr422_8u_C2P3R@Base 5.0 nppiYUV420ToBGR_8u_P3C3R@Base 5.0 nppiYUV420ToRGB_8u_P3AC4R@Base 5.0 nppiYUV420ToRGB_8u_P3C3R@Base 5.0 nppiYUV420ToRGB_8u_P3R@Base 5.0 nppiYUV422ToRGB_8u_C2C3R@Base 5.0 nppiYUV422ToRGB_8u_P3AC4R@Base 5.0 nppiYUV422ToRGB_8u_P3C3R@Base 5.0 nppiYUV422ToRGB_8u_P3R@Base 5.0 nppiYUVToRGB_8u_AC4R@Base 5.0 nppiYUVToRGB_8u_C3R@Base 5.0 nppiYUVToRGB_8u_P3C3R@Base 5.0 nppiYUVToRGB_8u_P3R@Base 5.0 debian/libcurandSOVER.symbols.in0000664000000000000000000000170712230555533014001 0ustar libcurand.so.#SOVERSION# #PACKAGE# #MINVER# curandCreateGenerator@Base 3.2 curandCreateGeneratorHost@Base 3.2 curandCreatePoissonDistribution@Base 5.0 curandDestroyDistribution@Base 5.0 curandDestroyGenerator@Base 3.2 curandGenerate@Base 3.2 curandGenerateLogNormal@Base 4.0 curandGenerateLogNormalDouble@Base 4.0 curandGenerateLongLong@Base 4.0 curandGenerateNormal@Base 3.2 curandGenerateNormalDouble@Base 3.2 curandGeneratePoisson@Base 5.0 curandGeneratePoissonMethod@Base 5.0 curandGenerateSeeds@Base 3.2 curandGenerateUniform@Base 3.2 curandGenerateUniformDouble@Base 3.2 curandGetDirectionVectors32@Base 3.2 curandGetDirectionVectors64@Base 4.0 curandGetScrambleConstants32@Base 4.0 curandGetScrambleConstants64@Base 4.0 curandGetVersion@Base 3.2 curandSetGeneratorOffset@Base 3.2 curandSetGeneratorOrdering@Base 3.2 curandSetPseudoRandomGeneratorSeed@Base 3.2 curandSetQuasiRandomGeneratorDimensions@Base 3.2 curandSetStream@Base 3.2 debian/libnvvm2.symbols0000664000000000000000000000057512236576240012357 0ustar libnvvm.so.2 #PACKAGE# #MINVER# __nvvmHandle@Base 5.5 nvvmAddModuleToProgram@Base 5.5 nvvmCompileProgram@Base 5.5 nvvmCreateProgram@Base 5.5 nvvmDestroyProgram@Base 5.5 nvvmGetCompiledResult@Base 5.5 nvvmGetCompiledResultSize@Base 5.5 nvvmGetErrorString@Base 5.5 nvvmGetProgramLog@Base 5.5 nvvmGetProgramLogSize@Base 5.5 nvvmVerifyProgram@Base 5.5 nvvmVersion@Base 5.5 debian/rules0000775000000000000000000001414412307271704010257 0ustar #!/usr/bin/make -f # Uncomment this to turn on verbose mode. #export DH_VERBOSE=1 DEB_HOST_ARCH ?= $(shell dpkg-architecture -qDEB_HOST_ARCH) DEB_HOST_MULTIARCH ?= $(shell dpkg-architecture -qDEB_HOST_MULTIARCH) include debian/rules.defs CUDA_VERSION_TOOLKIT := $(shell dpkg-parsechangelog | sed -nr '/^Version:/s/Version: (.*:)?(.*)-(.*)/\2/p') CUDA_VERSION_MAJOR ?= $(word 1,$(subst ., ,$(CUDA_VERSION_TOOLKIT))) CUDA_VERSION_MINOR ?= $(word 2,$(subst ., ,$(CUDA_VERSION_TOOLKIT))) MULTIARCH ?= version_toolkit = $(CUDA_VERSION_TOOLKIT) version_driver = $(CUDA_VERSION_DRIVER) filename_i386 = $(CUDA_FILENAME_X86) filename_amd64 = $(CUDA_FILENAME_X86_64) filename = $(filename_$(DEB_HOST_ARCH)) download_url = $(if $(CUDA_BETA),$(CUDA_DOWNLOAD_URL_BETA),$(CUDA_DOWNLOAD_URL)) package_libcuda1 \ = libcuda1 (>= $${nvidia:MinVersion}) \ | libcuda-5.5-1 package_nvidia-libopencl1 \ = nvidia-libopencl1 (>= $${nvidia:MinVersion}) \ | nvidia-libopencl1-331 | nvidia-libopencl1-331-updates # system libdir libdir = usr/lib$(if $(MULTIARCH),/$(DEB_HOST_MULTIARCH)) TEMPLATES := $(wildcard debian/*.in) SOVERTEMPLATES := $(wildcard debian/*SOVER*) AUTOGEN += $(patsubst %.in,%,$(TEMPLATES)) AUTOGEN += $(subst SOVER,$(CUDA_SOVERSION),$(sort $(patsubst %.in,%,$(SOVERTEMPLATES)))) AUTOKEEP = debian/watch AUTOCLEAN = $(filter-out $(AUTOKEEP),$(AUTOGEN)) AUTOCLEAN += debian/shlibs.local .PHONY: autogen prepare autogen: $(AUTOGEN) prepare: autogen unpack-stamp compare-copyright-license unpack-stamp: dh_testdir # unpack ifeq ($(DEB_HOST_ARCH),i386) sh ${filename_i386} --noexec --keep --target nvidia-cuda-i386 else sh ${filename_amd64} --noexec --keep --target nvidia-cuda-amd64 endif ln -s nvidia-cuda-$(DEB_HOST_ARCH) nvidia-cuda ifeq ($(DEB_HOST_ARCH),amd64) # fixup lib{,32,64} directory layout mv nvidia-cuda-amd64/lib nvidia-cuda-amd64/lib32 mv nvidia-cuda-amd64/lib64 nvidia-cuda-amd64/lib mv nvidia-cuda-amd64/extras/CUPTI/lib nvidia-cuda-amd64/extras/CUPTI/lib32 mv nvidia-cuda-amd64/extras/CUPTI/lib64 nvidia-cuda-amd64/extras/CUPTI/lib mv nvidia-cuda-amd64/nvvm/lib nvidia-cuda-amd64/nvvm/lib32 mv nvidia-cuda-amd64/nvvm/lib64 nvidia-cuda-amd64/nvvm/lib endif touch $@ # Reformat the EULA to the format needed for debian/copyright. nvidia-cuda/EULA.txt: unpack-stamp EULA.fmt: nvidia-cuda/EULA.txt cat $< | fromdos | fromdos | expand \ | iconv -f CP1255 -t latin1//TRANSLIT \ | fold -s -w 80 \ | sed -e 's/ *$$//;s/^$$/./;s/^/ /;' \ > $@ # Compare the license in debian/copyright with the EULA shipped in the archive. compare-copyright-license: EULA.fmt sed -e '1,/^License: other-NVIDIA-CUDA-TOOLKIT/d; /^$$/,$$d; /^ .$$/d' debian/copyright > copyright.tmp sed -e '/^ .$$/d' EULA.fmt > EULA.tmp diff -w copyright.tmp EULA.tmp rm -f copyright.tmp EULA.tmp .PHONY: binary binary-arch binary-indep build clean install binary binary-arch binary-indep build clean install: dh $@ override_dh_auto_configure: $(AUTOGEN) unpack-stamp override_dh_auto_install: mkdir debian/tmp cp -al nvidia-cuda-$(DEB_HOST_ARCH) debian/tmp/usr chmod -x debian/tmp/usr/libnvvp/*.xpm chmod -x debian/tmp/usr/libnsight/*.xpm chmod -x debian/tmp/usr/bin/crt/link.stub chmod -x debian/tmp/usr/bin/crt/prelink.stub chmod -x debian/tmp/usr/nvvm/include/*.h chmod -x debian/tmp/usr/nvvm/libnvvm-samples/build.bat sed -i '/^-vm$$/ d; /^..\/jre\/bin\/java$$/ d' debian/tmp/usr/libnvvp/nvvp.ini debian/tmp/usr/libnsight/nsight.ini # reduce 'dh_install --list-missing' noise rm -rf debian/tmp/usr/include/thrust rm -rf debian/tmp/usr/jre rm -rf debian/tmp/usr/lib32 rm -rf debian/tmp/usr/*/lib32 override_dh_install: dh_install --list-missing rm -rf debian/nvidia-visual-profiler/usr/share/nvidia-visual-profiler/plugins/org.eclipse.equinox.launcher.gtk.linux.* rm -rf debian/nvidia-nsight/usr/share/nvidia-nsight/plugins/org.eclipse.equinox.launcher.gtk.linux.* # running dh_strip is not permitted by the NVIDIA license override_dh_strip: override_dh_compress: dh_compress -X.c -X.h -Xindex.hh override_dh_gencontrol: dh_gencontrol -- \ -V'package:libcuda1=$(package_libcuda1)' \ -V'package:nvidia-libopencl1=$(package_nvidia-libopencl1)' \ -V'cuda:SoVersion=$(CUDA_SOVERSION)' \ -V'nvidia:MinVersion=$(version_driver)' override_dh_auto_clean: $(RM) -r nvidia-cuda nvidia-cuda-i386 nvidia-cuda-amd64 $(RM) EULA.fmt EULA.tmp copyright.tmp override_dh_clean: dh_clean $(RM) $(AUTOCLEAN) $(MAKE) -f debian/rules $(AUTOKEEP) # Generating control files %:: %.in debian/rules debian/rules.defs perl -p \ -e 's{#VERSION_TOOLKIT#}{$(version_toolkit)}g;' \ -e 's{#SOVERSION#}{$(CUDA_SOVERSION)}g;' \ -e 's{#CUDA_DOWNLOAD_URL#}{$(download_url)}g;' \ -e 's{#LIBDIR#}{$(libdir)}g;' \ < $< > $@ lib%$(CUDA_SOVERSION).install:: lib%SOVER.install cp $< $@ lib%$(CUDA_SOVERSION).links:: lib%SOVER.links cp $< $@ lib%$(CUDA_SOVERSION).lintian-overrides:: lib%SOVER.lintian-overrides cp $< $@ lib%$(CUDA_SOVERSION).symbols:: lib%SOVER.symbols cp $< $@ ############################################################################ .PHONY: get-orig-source get-orig-source: rm -rf get-orig-source || true mkdir get-orig-source ln -v ../.cache/*$(CUDA_VERSION_TOOLKIT_FILENAME)*.run get-orig-source/ || true uscan --no-symlink --download-current-version --destdir get-orig-source test $$(ls get-orig-source/* | wc -l) = 2 # we need exactly 2 downloaded files @set -e -x ; \ cd get-orig-source ; \ newversion=$$(ls cuda*_*_linux_32.run | sed -e 's/.*_\([0-9.]*\)_linux.*\.run/\1/') ; \ mkdir nvidia-cuda-toolkit-$${newversion}.orig ; \ for file in cuda*_*linux_*.run ; do \ sh "$$file" --noexec --keep --target tmp ; \ find tmp -ls ; \ if [ -d tmp/run_files ]; then \ mv -f tmp/run_files/cuda-linux*-rel*.run tmp/run_files/EULA.txt nvidia-cuda-toolkit-$${newversion}.orig/ ; \ else \ mv "$$file" nvidia-cuda-toolkit-$${newversion}.orig/ ; \ fi ; \ rm -rf tmp ; \ done ; \ chmod 0755 nvidia-cuda-toolkit-$${newversion}.orig/* ; \ tar cfvz ../nvidia-cuda-toolkit_$${newversion}.orig.tar.gz \ --owner=root --group=src \ nvidia-cuda-toolkit-$${newversion}.orig rm -rf get-orig-source debian/libnvvm2.install.in0000664000000000000000000000004412236576240012731 0ustar usr/nvvm/lib/libnvvm.so.* #LIBDIR#/ debian/libcudartSOVER.symbols.in0000664000000000000000000001307612236576240014015 0ustar libcudart.so.#SOVERSION# #PACKAGE# #MINVER# #MISSING: 2.2# __cudaGetBlockIdxPtr@Base 2.0 #MISSING: 2.2# __cudaGetSharedMem@Base 2.0 #MISSING: 5.5# __cudaMutexOperation@Base 2.2 __cudaRegisterDeviceFunction@Base 5.0 __cudaRegisterFatBinary@Base 2.0 __cudaRegisterFunction@Base 2.0 __cudaRegisterPrelinkedFatBinary@Base 5.5 __cudaRegisterShared@Base 2.0 __cudaRegisterSharedVar@Base 2.0 __cudaRegisterSurface@Base 3.1 __cudaRegisterTexture@Base 2.0 __cudaRegisterVar@Base 2.0 #MISSING: 5.5# __cudaSynchronizeThreads@Base 2.0 #MISSING: 5.5# __cudaTextureFetch@Base 2.0 __cudaUnregisterFatBinary@Base 2.0 cudaArrayGetInfo@Base 4.1.28 cudaBindSurfaceToArray@Base 3.1 cudaBindTexture2D@Base 2.2 cudaBindTexture@Base 2.0 cudaBindTextureToArray@Base 2.0 cudaBindTextureToMipmappedArray@Base 5.0 cudaChooseDevice@Base 2.0 cudaConfigureCall@Base 2.0 cudaCreateChannelDesc@Base 2.0 cudaCreateSurfaceObject@Base 5.0 cudaCreateTextureObject@Base 5.0 cudaDestroySurfaceObject@Base 5.0 cudaDestroyTextureObject@Base 5.0 cudaDeviceCanAccessPeer@Base 4.0 cudaDeviceDisablePeerAccess@Base 4.0 cudaDeviceEnablePeerAccess@Base 4.0 cudaDeviceGetAttribute@Base 5.0 cudaDeviceGetByPCIBusId@Base 4.1 cudaDeviceGetCacheConfig@Base 4.0 cudaDeviceGetLimit@Base 4.0 cudaDeviceGetPCIBusId@Base 4.1 cudaDeviceGetSharedMemConfig@Base 4.2 cudaDeviceGetStreamPriorityRange@Base 5.5 cudaDeviceReset@Base 4.0 cudaDeviceSetCacheConfig@Base 4.0 cudaDeviceSetLimit@Base 4.0 cudaDeviceSetSharedMemConfig@Base 4.2 cudaDeviceSynchronize@Base 4.0 cudaDriverGetVersion@Base 2.2 cudaEventCreate@Base 2.0 cudaEventCreateWithFlags@Base 2.2 cudaEventDestroy@Base 2.0 cudaEventElapsedTime@Base 2.0 cudaEventQuery@Base 2.0 cudaEventRecord@Base 2.0 cudaEventSynchronize@Base 2.0 cudaFree@Base 2.0 cudaFreeArray@Base 2.0 cudaFreeHost@Base 2.0 cudaFreeMipmappedArray@Base 5.0 cudaFuncGetAttributes@Base 2.2 cudaFuncSetCacheConfig@Base 3.0 cudaFuncSetSharedMemConfig@Base 4.2 cudaGLGetDevices@Base 4.1 cudaGLMapBufferObject@Base 2.0 cudaGLMapBufferObjectAsync@Base 2.3 cudaGLRegisterBufferObject@Base 2.0 cudaGLSetBufferObjectMapFlags@Base 2.3 cudaGLSetGLDevice@Base 2.0 cudaGLUnmapBufferObject@Base 2.0 cudaGLUnmapBufferObjectAsync@Base 2.3 cudaGLUnregisterBufferObject@Base 2.0 cudaGetChannelDesc@Base 2.0 cudaGetDevice@Base 2.0 cudaGetDeviceCount@Base 2.0 cudaGetDeviceProperties@Base 2.0 cudaGetErrorString@Base 2.0 cudaGetExportTable@Base 3.1 cudaGetLastError@Base 2.0 cudaGetMipmappedArrayLevel@Base 5.0 cudaGetSurfaceObjectResourceDesc@Base 5.0 cudaGetSurfaceReference@Base 3.1 cudaGetSymbolAddress@Base 2.0 cudaGetSymbolSize@Base 2.0 cudaGetTextureAlignmentOffset@Base 2.0 cudaGetTextureObjectResourceDesc@Base 5.0 cudaGetTextureObjectResourceViewDesc@Base 5.0 cudaGetTextureObjectTextureDesc@Base 5.0 cudaGetTextureReference@Base 2.0 cudaGraphicsGLRegisterBuffer@Base 3.0 cudaGraphicsGLRegisterImage@Base 3.0 cudaGraphicsMapResources@Base 3.0 cudaGraphicsResourceGetMappedMipmappedArray@Base 5.0 cudaGraphicsResourceGetMappedPointer@Base 3.0 cudaGraphicsResourceSetMapFlags@Base 3.0 cudaGraphicsSubResourceGetMappedArray@Base 3.0 cudaGraphicsUnmapResources@Base 3.0 cudaGraphicsUnregisterResource@Base 3.0 cudaGraphicsVDPAURegisterOutputSurface@Base 3.1 cudaGraphicsVDPAURegisterVideoSurface@Base 3.1 cudaHostAlloc@Base 2.2 cudaHostGetDevicePointer@Base 2.2 cudaHostGetFlags@Base 2.3 cudaHostRegister@Base 4.0 cudaHostUnregister@Base 4.0 cudaIpcCloseMemHandle@Base 4.1 cudaIpcGetEventHandle@Base 4.1 cudaIpcGetMemHandle@Base 4.1 cudaIpcOpenEventHandle@Base 4.1 cudaIpcOpenMemHandle@Base 4.1 cudaLaunch@Base 2.0 cudaMalloc3D@Base 2.0 cudaMalloc3DArray@Base 2.0 cudaMalloc@Base 2.0 cudaMallocArray@Base 2.0 cudaMallocHost@Base 2.0 cudaMallocMipmappedArray@Base 5.0 cudaMallocPitch@Base 2.0 cudaMemGetInfo@Base 3.0 cudaMemcpy2D@Base 2.0 cudaMemcpy2DArrayToArray@Base 2.0 cudaMemcpy2DAsync@Base 2.0 cudaMemcpy2DFromArray@Base 2.0 cudaMemcpy2DFromArrayAsync@Base 2.0 cudaMemcpy2DToArray@Base 2.0 cudaMemcpy2DToArrayAsync@Base 2.0 cudaMemcpy3D@Base 2.0 cudaMemcpy3DAsync@Base 2.0 cudaMemcpy3DPeer@Base 4.0 cudaMemcpy3DPeerAsync@Base 4.0 cudaMemcpy@Base 2.0 cudaMemcpyArrayToArray@Base 2.0 cudaMemcpyAsync@Base 2.0 cudaMemcpyFromArray@Base 2.0 cudaMemcpyFromArrayAsync@Base 2.0 cudaMemcpyFromSymbol@Base 2.0 cudaMemcpyFromSymbolAsync@Base 2.0 cudaMemcpyPeer@Base 4.0 cudaMemcpyPeerAsync@Base 4.0 cudaMemcpyToArray@Base 2.0 cudaMemcpyToArrayAsync@Base 2.0 cudaMemcpyToSymbol@Base 2.0 cudaMemcpyToSymbolAsync@Base 2.0 cudaMemset2D@Base 2.0 cudaMemset2DAsync@Base 3.2 cudaMemset3D@Base 2.0 cudaMemset3DAsync@Base 3.2 cudaMemset@Base 2.0 cudaMemsetAsync@Base 3.2 cudaPeekAtLastError@Base 3.1 cudaPointerGetAttributes@Base 4.0 cudaProfilerInitialize@Base 4.0 cudaProfilerStart@Base 4.0 cudaProfilerStop@Base 4.0 cudaRuntimeGetVersion@Base 2.2 cudaSetDevice@Base 2.0 cudaSetDeviceFlags@Base 2.2 cudaSetDoubleForDevice@Base 2.0 cudaSetDoubleForHost@Base 2.0 cudaSetValidDevices@Base 2.2 cudaSetupArgument@Base 2.0 cudaStreamAddCallback@Base 5.0 cudaStreamCreate@Base 2.0 cudaStreamCreateWithFlags@Base 5.0 cudaStreamCreateWithPriority@Base 5.5 cudaStreamDestroy@Base 2.0 cudaStreamGetFlags@Base 5.5 cudaStreamGetPriority@Base 5.5 cudaStreamQuery@Base 2.0 cudaStreamSynchronize@Base 2.0 cudaStreamWaitEvent@Base 3.2 cudaThreadExit@Base 2.0 cudaThreadGetCacheConfig@Base 3.2 cudaThreadGetLimit@Base 3.1 cudaThreadSetCacheConfig@Base 3.2 cudaThreadSetLimit@Base 3.1 cudaThreadSynchronize@Base 2.0 cudaUnbindTexture@Base 2.0 cudaVDPAUGetDevice@Base 3.1 cudaVDPAUSetVDPAUDevice@Base 3.1 debian/libcuptiSOVER.lintian-overrides0000664000000000000000000000034712236576240015215 0ustar no-upstream-changelog # The NVIDIA license does not allow any form of modification. hardening-no-fortify-functions hardening-no-relro [i386]: binary-file-built-without-LFS-support shlib-calls-exit [amd64]: spelling-error-in-binary debian/libnppiSOVER.lintian-overrides0000664000000000000000000000034712236576240015037 0ustar no-upstream-changelog # The NVIDIA license does not allow any form of modification. hardening-no-fortify-functions hardening-no-relro [i386]: binary-file-built-without-LFS-support shlib-calls-exit [amd64]: spelling-error-in-binary debian/libcublasSOVER.symbols.in0000664000000000000000000002224412236576240014001 0ustar libcublas.so.#SOVERSION# #PACKAGE# #MINVER# cublasAlloc@Base 4.1 cublasCaxpy@Base 4.1 cublasCaxpy_v2@Base 4.0 cublasCbdmm@Base 5.0 cublasCcopy@Base 4.1 cublasCcopy_v2@Base 4.0 cublasCdgmm@Base 5.0 cublasCdotc@Base 4.1 cublasCdotc_v2@Base 4.0 cublasCdotu@Base 4.1 cublasCdotu_v2@Base 4.0 cublasCgbmv@Base 4.1 cublasCgbmv_v2@Base 4.0 cublasCgeam@Base 5.0 cublasCgemm@Base 4.1 cublasCgemmBatched@Base 4.1 cublasCgemm_v2@Base 4.0 cublasCgemv@Base 4.1 cublasCgemv_v2@Base 4.0 cublasCgerc@Base 4.1 cublasCgerc_v2@Base 4.0 cublasCgeru@Base 4.1 cublasCgeru_v2@Base 4.0 cublasCgetrf@Base 5.5 cublasCgetrfBatched@Base 5.0 cublasCgetri@Base 5.5 cublasCgetriBatched@Base 5.5 cublasChbmv@Base 4.1 cublasChbmv_v2@Base 4.0 cublasChemm@Base 4.1 cublasChemm_v2@Base 4.0 cublasChemv@Base 4.1 cublasChemv_v2@Base 4.0 cublasCher2@Base 4.1 cublasCher2_v2@Base 4.0 cublasCher2k@Base 4.1 cublasCher2k_v2@Base 4.0 cublasCher@Base 4.1 cublasCher_v2@Base 4.0 cublasCherk@Base 4.1 cublasCherk_v2@Base 4.0 cublasCherkx@Base 5.5 cublasChpmv@Base 4.1 cublasChpmv_v2@Base 4.0 cublasChpr2@Base 4.1 cublasChpr2_v2@Base 4.0 cublasChpr@Base 4.1 cublasChpr_v2@Base 4.0 cublasCmatinvBatched@Base 5.5 cublasCreate_v2@Base 4.0 cublasCrot@Base 4.1 cublasCrot_v2@Base 4.0 cublasCrotg@Base 4.1 cublasCrotg_v2@Base 4.0 cublasCscal@Base 4.1 cublasCscal_v2@Base 4.0 cublasCsrot@Base 4.1 cublasCsrot_v2@Base 4.0 cublasCsscal@Base 4.1 cublasCsscal_v2@Base 4.0 cublasCswap@Base 4.1 cublasCswap_v2@Base 4.0 cublasCsymm@Base 4.1 cublasCsymm_v2@Base 4.0 cublasCsymv_v2@Base 5.0 cublasCsyr2_v2@Base 5.0 cublasCsyr2k@Base 4.1 cublasCsyr2k_v2@Base 4.0 cublasCsyr_v2@Base 5.0 cublasCsyrk@Base 4.1 cublasCsyrk_v2@Base 4.0 cublasCsyrkx@Base 5.5 cublasCtbmv@Base 4.1 cublasCtbmv_v2@Base 4.0 cublasCtbsv@Base 4.1 cublasCtbsv_v2@Base 4.0 cublasCtpmv@Base 4.1 cublasCtpmv_v2@Base 4.0 cublasCtpsv@Base 4.1 cublasCtpsv_v2@Base 4.0 cublasCtrmm@Base 4.1 cublasCtrmm_v2@Base 4.0 cublasCtrmv@Base 4.1 cublasCtrmv_v2@Base 4.0 cublasCtrsm@Base 4.1 cublasCtrsmBatched@Base 5.0 cublasCtrsm_v2@Base 4.0 cublasCtrsv@Base 4.1 cublasCtrsv_v2@Base 4.0 cublasDasum@Base 4.1 cublasDasum_v2@Base 4.0 cublasDaxpy@Base 4.1 cublasDaxpy_v2@Base 4.0 cublasDbdmm@Base 5.0 cublasDcopy@Base 4.1 cublasDcopy_v2@Base 4.0 cublasDdgmm@Base 5.0 cublasDdot@Base 4.1 cublasDdot_v2@Base 4.0 cublasDestroy_v2@Base 4.0 cublasDgbmv@Base 4.1 cublasDgbmv_v2@Base 4.0 cublasDgeam@Base 5.0 cublasDgemm@Base 4.1 cublasDgemmBatched@Base 4.1 cublasDgemm_v2@Base 4.0 cublasDgemv@Base 4.1 cublasDgemv_v2@Base 4.0 cublasDger@Base 4.1 cublasDger_v2@Base 4.0 cublasDgetrf@Base 5.5 cublasDgetrfBatched@Base 5.0 cublasDgetri@Base 5.5 cublasDgetriBatched@Base 5.5 cublasDmatinvBatched@Base 5.5 cublasDnrm2@Base 4.1 cublasDnrm2_v2@Base 4.0 cublasDrot@Base 4.1 cublasDrot_v2@Base 4.0 cublasDrotg@Base 4.1 cublasDrotg_v2@Base 4.0 cublasDrotm@Base 4.1 cublasDrotm_v2@Base 4.0 cublasDrotmg@Base 4.1 cublasDrotmg_v2@Base 4.0 cublasDsbmv@Base 4.1 cublasDsbmv_v2@Base 4.0 cublasDscal@Base 4.1 cublasDscal_v2@Base 4.0 cublasDspmv@Base 4.1 cublasDspmv_v2@Base 4.0 cublasDspr2@Base 4.1 cublasDspr2_v2@Base 4.0 cublasDspr@Base 4.1 cublasDspr_v2@Base 4.0 cublasDswap@Base 4.1 cublasDswap_v2@Base 4.0 cublasDsymm@Base 4.1 cublasDsymm_v2@Base 4.0 cublasDsymv@Base 4.1 cublasDsymv_v2@Base 4.0 cublasDsyr2@Base 4.1 cublasDsyr2_v2@Base 4.0 cublasDsyr2k@Base 4.1 cublasDsyr2k_v2@Base 4.0 cublasDsyr@Base 4.1 cublasDsyr_v2@Base 4.0 cublasDsyrk@Base 4.1 cublasDsyrk_v2@Base 4.0 cublasDsyrkx@Base 5.5 cublasDtbmv@Base 4.1 cublasDtbmv_v2@Base 4.0 cublasDtbsv@Base 4.1 cublasDtbsv_v2@Base 4.0 cublasDtpmv@Base 4.1 cublasDtpmv_v2@Base 4.0 cublasDtpsv@Base 4.1 cublasDtpsv_v2@Base 4.0 cublasDtrmm@Base 4.1 cublasDtrmm_v2@Base 4.0 cublasDtrmv@Base 4.1 cublasDtrmv_v2@Base 4.0 cublasDtrsm@Base 4.1 cublasDtrsmBatched@Base 5.0 cublasDtrsm_v2@Base 4.0 cublasDtrsv@Base 4.1 cublasDtrsv_v2@Base 4.0 cublasDzasum@Base 4.1 cublasDzasum_v2@Base 4.0 cublasDznrm2@Base 4.1 cublasDznrm2_v2@Base 4.0 cublasFree@Base 4.1 cublasGetAtomicsMode@Base 5.0 #MISSING: 4.1# cublasGetCurrentCtx@Base 4.0 cublasGetError@Base 2.0 cublasGetMatrix@Base 2.0 cublasGetMatrixAsync@Base 3.1 cublasGetPointerMode_v2@Base 4.0 cublasGetStream_v2@Base 4.0 cublasGetVector@Base 2.0 cublasGetVectorAsync@Base 3.1 cublasGetVersion@Base 4.1 cublasGetVersion_v2@Base 4.0 cublasIcamax@Base 4.1 cublasIcamax_v2@Base 4.0 cublasIcamin@Base 4.1 cublasIcamin_v2@Base 4.0 cublasIdamax@Base 4.1 cublasIdamax_v2@Base 4.0 cublasIdamin@Base 4.1 cublasIdamin_v2@Base 4.0 cublasInit@Base 2.0 #MISSING: 3.1# cublasInitCtx@Base 2.0 #MISSING: 3.1# cublasInitialized@Base 2.0 cublasIsamax@Base 4.1 cublasIsamax_v2@Base 4.0 cublasIsamin@Base 4.1 cublasIsamin_v2@Base 4.0 cublasIzamax@Base 4.1 cublasIzamax_v2@Base 4.0 cublasIzamin@Base 4.1 cublasIzamin_v2@Base 4.0 cublasSasum@Base 4.1 cublasSasum_v2@Base 4.0 cublasSaxpy@Base 4.1 cublasSaxpy_v2@Base 4.0 cublasSbdmm@Base 5.0 cublasScasum@Base 4.1 cublasScasum_v2@Base 4.0 cublasScnrm2@Base 4.1 cublasScnrm2_v2@Base 4.0 cublasScopy@Base 4.1 cublasScopy_v2@Base 4.0 cublasSdgmm@Base 5.0 cublasSdot@Base 4.1 cublasSdot_v2@Base 4.0 cublasSetAtomicsMode@Base 5.0 #MISSING: 4.1# cublasSetError@Base 4.0 cublasSetKernelStream@Base 4.1 cublasSetMatrix@Base 2.0 cublasSetMatrixAsync@Base 3.1 cublasSetPointerMode_v2@Base 4.0 cublasSetStream_v2@Base 4.0 cublasSetVector@Base 2.0 cublasSetVectorAsync@Base 3.1 cublasSgbmv@Base 4.1 cublasSgbmv_v2@Base 4.0 cublasSgeam@Base 5.0 cublasSgemm@Base 4.1 cublasSgemmBatched@Base 4.1 cublasSgemm_v2@Base 4.0 cublasSgemv@Base 4.1 cublasSgemv_v2@Base 4.0 cublasSger@Base 4.1 cublasSger_v2@Base 4.0 cublasSgetrf@Base 5.5 cublasSgetrfBatched@Base 5.0 cublasSgetri@Base 5.5 cublasSgetriBatched@Base 5.5 #MISSING: 3.1# cublasShutDownCtx@Base 2.0 cublasShutdown@Base 2.0 cublasSmatinvBatched@Base 5.5 cublasSnrm2@Base 4.1 cublasSnrm2_v2@Base 4.0 cublasSrot@Base 4.1 cublasSrot_v2@Base 4.0 cublasSrotg@Base 4.1 cublasSrotg_v2@Base 4.0 cublasSrotm@Base 4.1 cublasSrotm_v2@Base 4.0 cublasSrotmg@Base 4.1 cublasSrotmg_v2@Base 4.0 cublasSsbmv@Base 4.1 cublasSsbmv_v2@Base 4.0 cublasSscal@Base 4.1 cublasSscal_v2@Base 4.0 cublasSspmv@Base 4.1 cublasSspmv_v2@Base 4.0 cublasSspr2@Base 4.1 cublasSspr2_v2@Base 4.0 cublasSspr@Base 4.1 cublasSspr_v2@Base 4.0 cublasSswap@Base 4.1 cublasSswap_v2@Base 4.0 cublasSsymm@Base 4.1 cublasSsymm_v2@Base 4.0 cublasSsymv@Base 4.1 cublasSsymv_v2@Base 4.0 cublasSsyr2@Base 4.1 cublasSsyr2_v2@Base 4.0 cublasSsyr2k@Base 4.1 cublasSsyr2k_v2@Base 4.0 cublasSsyr@Base 4.1 cublasSsyr_v2@Base 4.0 cublasSsyrk@Base 4.1 cublasSsyrk_v2@Base 4.0 cublasSsyrkx@Base 5.5 cublasStbmv@Base 4.1 cublasStbmv_v2@Base 4.0 cublasStbsv@Base 4.1 cublasStbsv_v2@Base 4.0 cublasStpmv@Base 4.1 cublasStpmv_v2@Base 4.0 cublasStpsv@Base 4.1 cublasStpsv_v2@Base 4.0 cublasStrmm@Base 4.1 cublasStrmm_v2@Base 4.0 cublasStrmv@Base 4.1 cublasStrmv_v2@Base 4.0 cublasStrsm@Base 4.1 cublasStrsmBatched@Base 5.0 cublasStrsm_v2@Base 4.0 cublasStrsv@Base 4.1 cublasStrsv_v2@Base 4.0 #MISSING: 3.1# cublasThreadContext@Base 2.0 cublasXerbla@Base 2.0 cublasZaxpy@Base 4.1 cublasZaxpy_v2@Base 4.0 cublasZbdmm@Base 5.0 cublasZcopy@Base 4.1 cublasZcopy_v2@Base 4.0 cublasZdgmm@Base 5.0 cublasZdotc@Base 4.1 cublasZdotc_v2@Base 4.0 cublasZdotu@Base 4.1 cublasZdotu_v2@Base 4.0 cublasZdrot@Base 4.1 cublasZdrot_v2@Base 4.0 cublasZdscal@Base 4.1 cublasZdscal_v2@Base 4.0 cublasZgbmv@Base 4.1 cublasZgbmv_v2@Base 4.0 cublasZgeam@Base 5.0 cublasZgemm@Base 4.1 cublasZgemmBatched@Base 4.1 cublasZgemm_v2@Base 4.0 cublasZgemv@Base 4.1 cublasZgemv_v2@Base 4.0 cublasZgerc@Base 4.1 cublasZgerc_v2@Base 4.0 cublasZgeru@Base 4.1 cublasZgeru_v2@Base 4.0 cublasZgetrf@Base 5.5 cublasZgetrfBatched@Base 5.0 cublasZgetri@Base 5.5 cublasZgetriBatched@Base 5.5 cublasZhbmv@Base 4.1 cublasZhbmv_v2@Base 4.0 cublasZhemm@Base 4.1 cublasZhemm_v2@Base 4.0 cublasZhemv@Base 4.1 cublasZhemv_v2@Base 4.0 cublasZher2@Base 4.1 cublasZher2_v2@Base 4.0 cublasZher2k@Base 4.1 cublasZher2k_v2@Base 4.0 cublasZher@Base 4.1 cublasZher_v2@Base 4.0 cublasZherk@Base 4.1 cublasZherk_v2@Base 4.0 cublasZherkx@Base 5.5 cublasZhpmv@Base 4.1 cublasZhpmv_v2@Base 4.0 cublasZhpr2@Base 4.1 cublasZhpr2_v2@Base 4.0 cublasZhpr@Base 4.1 cublasZhpr_v2@Base 4.0 cublasZmatinvBatched@Base 5.5 cublasZrot@Base 4.1 cublasZrot_v2@Base 4.0 cublasZrotg@Base 4.1 cublasZrotg_v2@Base 4.0 cublasZscal@Base 4.1 cublasZscal_v2@Base 4.0 cublasZswap@Base 4.1 cublasZswap_v2@Base 4.0 cublasZsymm@Base 4.1 cublasZsymm_v2@Base 4.0 cublasZsymv_v2@Base 5.0 cublasZsyr2_v2@Base 5.0 cublasZsyr2k@Base 4.1 cublasZsyr2k_v2@Base 4.0 cublasZsyr_v2@Base 5.0 cublasZsyrk@Base 4.1 cublasZsyrk_v2@Base 4.0 cublasZsyrkx@Base 5.5 cublasZtbmv@Base 4.1 cublasZtbmv_v2@Base 4.0 cublasZtbsv@Base 4.1 cublasZtbsv_v2@Base 4.0 cublasZtpmv@Base 4.1 cublasZtpmv_v2@Base 4.0 cublasZtpsv@Base 4.1 cublasZtpsv_v2@Base 4.0 cublasZtrmm@Base 4.1 cublasZtrmm_v2@Base 4.0 cublasZtrmv@Base 4.1 cublasZtrmv_v2@Base 4.0 cublasZtrsm@Base 4.1 cublasZtrsmBatched@Base 5.0 cublasZtrsm_v2@Base 4.0 cublasZtrsv@Base 4.1 cublasZtrsv_v2@Base 4.0 debian/libcupti-doc.docs0000664000000000000000000000011111721044276012415 0ustar debian/tmp/usr/extras/CUPTI/Readme.txt debian/tmp/usr/extras/CUPTI/doc/* debian/libcufftSOVER.symbols.in0000664000000000000000000000247012236576240013636 0ustar libcufft.so.#SOVERSION# #PACKAGE# #MINVER# cufftCreate@Base 5.5 cufftCreateHandle@Base 5.0 cufftDestroy@Base 2.0 cufftDestroyHandle@Base 5.0 cufftEnterCS@Base 5.5 cufftEstimate1d@Base 5.5 cufftEstimate2d@Base 5.5 cufftEstimate3d@Base 5.5 cufftEstimateMany@Base 5.5 cufftExecC2C@Base 2.0 cufftExecC2R@Base 2.0 cufftExecD2Z@Base 2.3 cufftExecR2C@Base 2.0 cufftExecZ2D@Base 2.3 cufftExecZ2Z@Base 2.3 cufftExecute@Base 5.0 cufftGetSize1d@Base 5.5 cufftGetSize2d@Base 5.5 cufftGetSize3d@Base 5.5 cufftGetSize@Base 5.5 cufftGetSizeMany@Base 5.5 cufftGetVersion@Base 4.0 cufftInternalSetMode@Base 5.5 cufftLeaveCS@Base 5.5 cufftLockPlan@Base 5.0 cufftMakePlan1d@Base 5.5 cufftMakePlan2d@Base 5.5 cufftMakePlan3d@Base 5.5 cufftMakePlanMany@Base 5.5 cufftPlan1d@Base 2.0 cufftPlan2d@Base 2.0 cufftPlan3d@Base 2.0 cufftPlanMany@Base 3.0 cufftSetAutoAllocation@Base 5.5 cufftSetBatch@Base 5.0 cufftSetCompatibilityMode@Base 3.1 cufftSetDense@Base 5.0 cufftSetDirection@Base 5.0 cufftSetFlags@Base 5.0 cufftSetKind@Base 5.0 cufftSetPlacement@Base 5.0 cufftSetPrecision@Base 5.0 cufftSetStream@Base 2.3 cufftSetStream_collision@Base 5.0 cufftSetTransform@Base 5.0 cufftSetWorkArea@Base 5.5 cufft_forget_wisdom@Base 5.5 cufft_load_wisdom@Base 5.5 cufft_print_plan@Base 5.5 cufft_save_wisdom@Base 5.5 debian/g++0000775000000000000000000000023611753147324007502 0ustar #!/bin/sh if which g++-4.6 >/dev/null 2>&1; then prog=g++-4.6 elif which g++-4.5 >/dev/null 2>&1; then prog=g++-4.5 else prog=g++-4.4 fi exec $prog "$@"